Advertisement

Solved by
TM
Easy Evaluation for the SP7651ER
12V Input, 0 to 3A Output Synchronous
Buck Converter
Built in Low R
DS
UVLO Detects Both Vcc and V
Highly Integrated Design, Minimal
Components
High Efficiency: 88%
Feature Rich: UV
Softstart, External Vcc Supply and
Output Dead Short Circuit Shutdown
Protection
Sept12-06
(
) Power FETs
ON
IN
, Programmable
IN
SP7651 Evaluation Manual
Evaluation Board Manual
SP7651EB SCHEMATIC
©2006 Sipex Corporation
SP7651

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SP7651 and is the answer not in the manual?

Questions and answers

Summary of Contents for Sipex SP7651

  • Page 1 ) Power FETs UVLO Detects Both Vcc and V Highly Integrated Design, Minimal Components High Efficiency: 88% Feature Rich: UV , Programmable Softstart, External Vcc Supply and Output Dead Short Circuit Shutdown Protection SP7651EB SCHEMATIC Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation...
  • Page 2: Using The Evaluation Board

    While the SP7651 Evaluation Board has been tested and delivered with the output set to 3.30V, by simply changing one resistor, R2, the SP7651 can be set to other output voltages. The relationship in the following formula is based on a voltage divider from the output to the feedback pin V , which is set to an internal reference voltage of 0.80V.
  • Page 3 Figure 4. Load Step Response: 0->3A Vi=12V Vi=12V Vo=3.3V Vo=3.3V Vout Vout SoftStart SoftStart Ichoke (0.5A/div) Ichoke (2A/div) Figure 5. Start-Up Response: No Load Figure 6. Start-Up Response: 3A Load Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation Page 3 of 8...
  • Page 4 Figure 8. Output Load Short Circuit (Zoom-in) Vout ripple = 10mV Vout ripple = 10mV Vi=12V Vo=3.3V Ichoke (2A/div) Vi=12V Ichoke (1A/div) Vo=3.3V Figure 9. Output Ripple: No Load Figure 10. Output Ripple:3A Load Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation Page 4 of 8...
  • Page 5 Definition Resr := Output Capacitor Equivalent Series Resitance := Output Inductor DC Resistance Vramp_pp := SP7651 Internal RAMP Amplitude Peak to Peak Voltage Condition Cz2 >> Cp1 and R1 >> Rz3 Output Load Resistance >> Resr and Rdc Figure 11. Voltage Mode Control Loop with Loop Dynamic for Type III Compensation...
  • Page 6 #ANP16, “Loop Compensation of Voltage-Mode Buck Converters”. These calculations shown here can be quickly iterated with the Type III Loop Compensation Calculator on the web at: www.sipex.com/files/Application-Notes/TypeIIICalculator.xls Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation Page 6 of 8...
  • Page 7: Pcb Layout Drawings

    Figure 12. SP7651EB Layout Top Side & Component Placement Figure 13. SP7651EB PC Layout Bottom Side & Component Placement Figure 14. SP7651EB PC Layout Inner Layer 1 Figure 15. SP7651EB PC Layout Inner Layer 2 Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation Page 7 of 8...
  • Page 8: Ordering Information

    Resistor, 20, 1/16W, 1% VIN,VOUT, GND,GND2 Vector Electronic K24C/M .042 Dia Input/Output Terminal Posts ORDERING INFORMATION Model Temperature Range Package Type SP7651EB…........-40°C to +85°C....…SP7651 Evaluation Board SP7651ER......…. -40°C to +85°C.........……26-pin DFN Sept12-06 SP7651 Evaluation Manual ©2006 Sipex Corporation Page 8 of 8...

Table of Contents