Table of Contents
Advertisement
6-27. Channel A DC Offset Adjustment
This test checks the dc offset output of the -hp-35601A to the -hp-3582A channel A. During
operation, the synthesizer is disabled, the path in Figure 6-19 is established, and the channel
A output of the -hp-35601 A is measured with an -hp-3455A. The user is asked to adjust the
dc offset for a 0 volt indication on the -hp-3455A.
Iniliatelng the Test
With the Low Frequency Menu displayed, press shift SFK K6 to initialize the test. After in
itialization, follow the instructions displayed on the computer.
What if the Test Fails?
Assuming the previous test have passed, the most likely cause of failure is the X5 Amplifier,
dc offset adjustment circuit or switchable LPF (tow pass filter) circuit. Refer to Service
Group One for schematics, component locators, and circuit descriptions.
Equipment Set Up
mm
,
«~HB*
c
'
:=r
iL—~
-
<S
11
Ql
«
*®i® iSbSlQM l i t
— ( S j C o ) -
/LSO-LI
..«
BBS
^
Rgure 6-19. Channel A DC Offset Adjustment
Channel A DC Offset Adjustment
6-43
Advertisement
Table of Contents
