Made by TWR-MPC5125 User Manual www. .com semiconductor 1.0 General Description The MPC5125 Tower System is based on Freescale's MPC5125 microprocessor. The board provides on-board DDR2 SDRAM, NAND FLASH,CAN ports, USB 2.0, 10/100 Ethernet, HDMI,USB Debug Port.All powered from a 5 Volt wall mount power supply.
Page 4
Made by TWR-MPC5125 User Manual www. .com semiconductor U10 NAND Flash Memory U2 Ethernet PHY U4 Digital Accelerometer Figure 2 Additional descriptions of the functionality of switches and jumpers along with their recommended settings can be found in Section 3 of this manual.
Page 5
Made by TWR-MPC5125 User Manual www. .com semiconductor Cn1 RJ45 Ethernet Connector Cn1 is a standard Ethernet input jack J35 Serial Port Header J35 is the serial port header with the following 2x2 header to MPC5125 pin assignments: PSC2_2 PSC2_0...
Page 6
Made by TWR-MPC5125 User Manual www. .com semiconductor J3 On-Board Microphone (MIC) Audio input J1 Earphone Connector Audio output U28 Audio CODEC U28 is Audio CODEC Secondary Elevator Connctor Secondary Elevator Edge Connector for the Freescale TOWER system Primary Elevator connector...
Page 7
Made by TWR-MPC5125 User Manual www. .com semiconductor SW8 Hibernate Switch SW8 is hibernate switch Push it to wake up the system J33 Depopulated Battery Site Location to add a battery or capacitor for the Real Time Clock VBAT_RTC power domain.Recommended capacitor is EECEN0F204RT from Panasonic .
Made by TWR-MPC5125 User Manual www. .com semiconductor 2.0 Hardware Design & Architecture 2.1 Memory 4GB MLC NAND flash storage 256MB DDR2 memory 2.2 Connectving & Features Digital accelerometer - HDMI(video/audio) port with HDMI to DVI--D adaptor - RJ-45 10/100 Base T Ethernet port Mini-AB USB2.0 OTG...
Made by TWR-MPC5125 User Manual www. .com semiconductor USB Debug Port Serial Header LAN PHY 2.4 Physical Specifications This section contains general information on the MPC5125's physical characteristics Board Size: Freescale Tower specification(59mm x 90mm) Power Requirement: 5VDC Operating Temperature: 0℃ to +70℃...
Made by TWR-MPC5125 User Manual www. .com semiconductor 3.0 Control & Configuration This section contains general set-up information about the various jumpers, switches on the MPC5125 board. 3.1 Switch Settings This section provides a brief description of the functionality and recommended settings for the switches located on the MPC5125 Refer to Figure 1 for the locations of these switches.
Made by TWR-MPC5125 User Manual www. .com semiconductor 3.4 Configuration Header Settings 3.4.1 J4 USB Debug Port Mode This Jump is function select: 1-2 Short USB Debug Port 1-2 Open Serial to USB bridge 3.4.2 J4 Debug MCU mode 3-4 Short...
Made by TWR-MPC5125 User Manual www. .com semiconductor 4.0 Schematic The schematic and basic assembly information in a portable document format for the MPC5125 can be located on the CD with the board. The MPC5125 design can be customized for optional flexibility and custom interfaces so the embedded systems engineer can obtain a lower overall parts cost using a variety of fixed and user selectable options.
Made by TWR-MPC5125 User Manual www. .com semiconductor 5.0 Operation 5.1 Central Processing Unit The MCP5125 provides the interface to local on board resources including: NAND FLASH memory, DDR2-SDRAM memory, MII (10/100 Fast Ethernet Controller), RMII (10/100 Fast Ethernet Controller), I2C (EEPROM), PSC (programmable serial controller) for RS232 and AC97 (audio), Interrupt controller, USB 2.0 (ULPI), Display Interface Unit (DIU) Controller, SD card...
Made by TWR-MPC5125 User Manual www. .com semiconductor The RTC_CLK_32.768Khz is used by the CPU's internal XTAL_RTC drive circuitry. 5.4 Memory 5.4.1 DDR2 SDRAM The dedicated DDR2 memory bus is 32 bits wide, single bank, 200MHz clock frequency, no ECC. It uses the MPC5125 DDR2 SDRAM controller and is directly connection to the MPC5125.
Made by TWR-MPC5125 User Manual www. .com semiconductor 6.0 U-boot, Linux setup (Target Deployment ) 6.1 Host Computer Setup Host computer setup is critical for your BSP to function. The host must be running tftp and nfs servers in order for deployment to work. The following instructions are generic.
Made by TWR-MPC5125 User Manual www. .com semiconductor protocol = udp wait = yes user = root server = /usr/sbin/in.tftpd server_args =/tftpboot 9). Restart the nfs and tftp servers on your host computer $ sudo /etc/init.d/xinetd restart $ sudo /etc/init.d/nfsserver restart 6.2 Target Setup...
Made by TWR-MPC5125 User Manual www. .com semiconductor 6.3 Configuring U-Boot To boot the Linux kernel u-boot must have device tree support compiled in. To verify this support is enabled, type help bootm at the u-boot prompt. => help bootm bootm [addr [arg ...]]...
Page 19
Made by TWR-MPC5125 User Manual www. .com semiconductor ipaddr=192.168.10.205 serverip=192.168.10.227 kernel_addr_r=3000000 fdt_addr_r=4000000 ramdisk_addr_r=5000000 rootpath=/home/tony/nfs consdev=ttyPSC1 fdtfile=mpc5125-twr.dtb bootfile=vmlinux-5125-twr.bin stdin=serial stdout=serial stderr=serial Environment size: 1947/131067 bytes If your u-boot environment does not match then use the u-boot setenv command to add or modify it to match what is printed here.
Made by TWR-MPC5125 User Manual www. .com semiconductor 5). Save the configuration to flash => saveenv 6.4 NFS Root Development Deployment During developement one typically downloads the kernel via tftp and uses nfs for the root filesystem. 1). On the host, copy the kernel and device tree file to the tftpboot directory 2).
Page 21
Made by TWR-MPC5125 User Manual www. .com semiconductor 2). Set net_ramboot parameter => set net_ramboot 'setenv bootargs root=/dev/ram rw console=$consdev,$baudrate;tftp $kernel_ld_addr $kernel_name;tftp $fdt_ld_addr $fdt_name;tftp $ramdisk_ld_addr $ramdisk_name;bootm $kernel_ld_addr $ramdisk_ld_addr $fdt_ld_addr' => setenv kernel_ld_addr 0x2000000 => setenv fdt_ld_addr 0x2800000 => setenv ramdisk_ld_addr 0x3000000 =>...
Made by TWR-MPC5125 User Manual www. .com semiconductor 7.0 How to build U-Boot, Kernel and device-tree 7.1 Cross-compilation settings 1). Install cross compiler tool chains Tools install from the LTIB package, you can refer to the LTIB help documentation for detailed installation instructions 2).
Page 23
Made by TWR-MPC5125 User Manual www. .com semiconductor Compressed kernel ulmage in the path: arch/powerpc/boot/uImage Uncompress the kerenl uImage script file "mkvm": #!/bin/bash cat vmlinux.bin.gz | gunzip > vmlinux.bin mkimage -A ppc -O Linux -T kernel -C none -a 0x0 -e 0x0 -n Linux-2.6 -d vmlinux.bin $1...
Made by TWR-MPC5125 User Manual www. .com semiconductor 8.0 How to program NAND 8.1 Program Loader and U-boot There are two ways, using CodeWarrior JTAG port program NAND, from CodeWarrior for MobileGT IDE or from CodeWarrior Connection Server command line script.
Page 25
Made by TWR-MPC5125 User Manual www. .com semiconductor If prompt “can't find the file libgcc2.c”, select “Continue with next file”, this tip does not affect the previous work. 2). Settings: Edit->Default Project Settings Target Settings Panels->Debugger->EPPC Debugger Settings: Processor: 52xx Target: 5125 Use Target Initialization File: 5125-twr-init.cfg, this is important initialization...
Page 26
Made by TWR-MPC5125 User Manual www. .com semiconductor 3). Press F5, start to run u-boot, serial port will see the u-boot bootup message, entery command line. 4). Copy nand_spl/u-boot-spl-2k.bin and u-boot-second.bin to /tftpboot. 5). Program loader: => tftp 0x4000000 u-boot-spl-2k.bin =>...
Made by TWR-MPC5125 User Manual www. .com semiconductor Appendix B – Memory Map The following memory map is only an example, refer to the MPC5125 Quick Guide for specific memory map configurations, many of these memory map settings are user defined.
Need help?
Do you have a question about the TWR-MPC5125 and is the answer not in the manual?
Questions and answers