Table of Contents
Advertisement
o Q601
SAA2O13 ADAS
LiCNTI
LïCNTO
L 3 M OOE M
L3CLKM
L3DATAM
VSS
LTCNT1 C
LTCNTOC
L 3M O0 E C
L3CLKC
L3DATAC
o.
OF
E g , , u 2
2 2
= È H F
"Ë È É
FDAO
FDCL
FDWS
PWRDWN
Tl0
POR
LOWPWR
CLK24
VSS
VDD
RES ET
hon ADAS)
t output
rtor output
Éor input
letors)
rtors)
noutput
r input
:output
PFoCeSSlng
rve Processrng
rcc output
rce output
rce output
,to DAC
IDAIO and ADC
n ertcraal source
reraple frequeney
'DAIO
Ësation
rADAS)
E 0 E 3 = E F E 2 : :
F
óc n cn
IJJ
IIJ
\.,,
G
cE
z
z
o
t-
cn
z
H
=Í
otr
oo
ALLOCATION AND SCALE FACTOR
COMPUTATION
P in
Na me
vo
Func ti on
N ot e s
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
15
17
18
1g
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
35
37
38
39
40
41
42
43
44
LOWPWR
P OR
T t0
PWRDWN
FDWS
F DCL
FDAO
FDAI
FSYNC
FRESE T
FDIR
sFc3 coM P
F S25 6
VDD
NC
NC
NC
VSS
I
I
I
I
vo
o
o
o
o
vo
o
o
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
vo
t/o
I
I
I
I
I
suppl y gr ou nd
24. 576 M H z c l oc k i n put
Low pow e r pl ay b ac k s el e c t
Power On Reset
(test input) connect to VSS
pow er dow n i n put
w ord sel e c t f i l t e r ed - l 25 ( F- l 25 ) b us
bi t cl ock F- t 25 b us
output da t a F- l 2S bu s
i nput dat a F- l 2 S b us
subband s y nc h r on i s at io n on F- l 2S b us
r eset si gn al f r o m c o de c
F-l 25 bus d i r ec t i o n
S FC 3 (S A A 200 3) c o mp at i bi t i t y m o de
syst em cl oc k , 2 56 x s am p le f i e qu enc y
posi t i ve s u ppl y
(not conne c t ed )
( not conne c t ed )
( not conne c t ed )
suppl y gr ou nd
( 1 )
( 1)
( 2 )
( 1)
( 1)
(2)
( 3)
( 3)
(2)
(2)
- 64 -
Advertisement
Table of Contents
