Page 1
AML 6210DP A/V Processor User’s Guide AMLOGIC, Inc. 3930 Freedom Circle Santa Clara, CA 95054 U.S.A. www.amlogic.com AMLOGIC reserves the right to change any information described herein at any time without notice. AMLOGIC assumes no responsibility or liability from use of such information. 6/7/2010 1/24 AMLOGIC Proprietary ...
Page 3
AML6210DP A/V Processor User Guide Version 0.4 Revision History Revision Revised Changes Number Date 2008/3/3 bwester Initial release 2008/3/3 Bwester Fix some errors in diagram and text 2009/2/13 Revise pin description 2010/03/25 Revise content 6/7/2010 3/24 AMLOGIC Proprietary ...
The core CPU interfaces to the video and audio processing hardware. It performs advanced digital audio decoding. It provides support for all existing audio formats and it also has enough flexibility to accommodate new audio standards. Popular audio formats like MPEG Layer I/II/III, LPCM, MP3, WMA, AAC and WAV can be supported. JPEG pictures are processed by dedicated picture decoding hardware and the flexible Picture AMRISC engine. The hardware and microcode combination is capable of decoding JPEG pictures with no limits in picture resolution. Once decoded, the output pictures are passed to a sophisticated video sub‐system that performs image analysis, enhancement and scaling functions. Contrast enhancement, hue adjustment, video scaling, video interpolation, and zoom are also supported. The high‐resolution scalar supports both up‐ scaling and down‐scaling of images and video. The scalar can also mix in multiple graphics and OSD layers for the final display. The integrated video encoder supports all digital LCD panel resolutions thru the on‐chip triple panel DACs. In addition, a programmable digital LCD TCON is included for the AML6210DP to interface to digital LCD panels directly. The AML6210DP also integrated a USB 2.0 High Speed OTG controller/PHY and card‐reader controller. The card‐reader controller can support SD/SDHC, MS/MS‐Pro/MS‐Duo/MS‐Pro Duo, MMC, xD and CF cards. FAT and FAT32 file systems are supported. The USB controller can be connected to USB hard disk, FLASH drive, digital cameras and MP3 players. The AVOS drivers and applications for AML6210DP firmware includes the basic USB device driver, USB protocol stacks to support bulk and INTR transfer, Hub, Mass‐Storage (MS) class and Picture Transfer Protocol (PTP). The AVOS USB firmware also supports multiple file systems and includes flexible file transfer functions between USB devices. AML6210DP A/V processor has a set of very flexible clocking circuits that implement the adaptive AMPOWER‐II power reduction algorithms. The chip works in conjunction with the AVOS software to reduce total power consumption based on processing load, type of media streams being processed and the output requirements. With AMPOWER‐II, the system can reduce power consumption for portable applications and helps consumer electronics to achieve the Energy Star rating. In addition, AMPOWER‐II also provides higher performance within smaller, thermally constrained environments. 6/7/2010 4/24 AMLOGIC Proprietary ...
Decodes BMP, PNG, GIF, TIFF and other popular picture formats Supports zoom in and out, rotation and transition effects Special Trick Modes: Pause Reverse playback Multiple steps fast forward/backward Picture Processing Automatic image analysis and enhancement Variable steps picture zooming (up to 8x) On‐Screen‐Display (OSD) capable of supporting 4/16/256 colors or True‐Color OSD alpha‐blending over video display TV Encoder / TCON Digital video output signals especially for digital LCD panels Programmable tint, brightness and other TV enhancements Integrated programmable timing controller (TCON) for digital LCD panels Graphics Graphics can be scaled independently of the video output Unified graphics memory architecture for maximum flexibility and system cost savings Audio Decoding Full MPEG audio layers I, II and III Capable of decoding popular audio formats including: MP3, WMA and WAV Audio Post Processing and Output Integrated a 2‐channel audio DACs Muting, volume control, etc. USB Interface Integrated OTG 2.0 High Speed controller and PHY Backward compatible with USB 1.1 devices USB OTG port can be configured as USB device, host or OTG port 6/7/2010 5/24 AMLOGIC Proprietary ...
Page 6
AML6210DP A/V Processor User Guide Version 0.4 DMA support for data movement for BULK, INTR and ISO transfer USB device driver, native USB protocol stack supported in AVOS firmware Integrated support for Mass‐storage class (MS‐Class) and Picture Transfer Protocol (PTP) USB Hub support Video, audio and image decoding from USB attached MS‐Class or PTP devices Connecting to PCs or Apple computers as USB MS‐Class devices Card Reader Interfaces and Controllers Support MS, SD/SDHC, MMC, and xD memory card formats Supports reading and play back of audio and picture multimedia files AVOS software supports all file operations via file system on each memory card Core CPU Subsystem 32‐bit core CPU dedicated for user applications Embedded debug interface using ICE/JTAG Shared MPEG SDRAM as run time data storage for minimal system cost Integrated interrupt controller Integrated general purpose timers and counters Integrated general purpose DMA controllers Supports up to 8M bytes of 8‐bit FLASH chip Supports single SDRAM interface (m1_*). The SDRAM interface can support 8M or 16M bytes of SDRAM. System, Peripherals and Misc. Interfaces One 27 MHz crystal oscillator for A/V system AMPOWER‐II power reduction algorithm for portable devices Numerous programmable GPIO pins for system control and interrupts Integrated i2c master controllers, remote control input circuitry, quad PWM output pins 1.25 volt and 3.3 volt power supplies 3.3 volt I/O support 144 pins LQFP RoHS package 6/7/2010 6/24 AMLOGIC Proprietary ...
Tie to 3.3v with 10k resistor for large size NAND flash device that needs 3 ALE pulses Tie to ground with a 10k resistor for small size NAND device that needs 2 ALE pulses Clocks The AML6210DP has multiple internal clock domains, but all the internal clock domains are derived from a single external reference: OSC. As illustrated below, the crystal/oscillator pin pairs (OSCIN/OSCOUT) can be connected to a crystal or driven from an external oscillator. In the typical A/V application, a 27 MHz crystal is connected to the OSC pins. The following diagram depicts a typical crystal circuit; the actual values of the components depend on the type of crystal used in the application. 6/7/2010 7/24 AMLOGIC Proprietary ...
TDI TDI TMS TMS VCC AOGPIO TCK TCK TDO TDO JTAG Controller 3.1.4 GPIOs Configurable hardware controllers (e.g. i2c, card‐reader, etc.) and DMAs are integrated into the AML6210DP device to speed up the common operations and relieve the core RISC for user‐level applications. Since hardware controllers and state‐machines cannot cover all possible external devices or system‐level signals, numerous general‐purpose I/O pins are available on the chip for purpose like Portable Media Player keypads. Each GPIO pin can be independently configured to be an input or an output. As indicated in the diagram, there are various I/O types. 6/7/2010 8/24 AMLOGIC Proprietary ...
Page 9
AML6210DP A/V Processor User Guide Version 0.4 GPIO PAD TYPES GPIO I/O Type I GPIO I/O Type O I/O_O Read back Register Register GPIO I/O Type OD ‐ (Pull‐up required) GPIO I/O Type FC ‐ (NO Pull‐up required) Read back Read back Register Register I/O_O Register I/O_EN I/O_EN Register Register 6/7/2010 9/24 AMLOGIC Proprietary ...
3.2.2 FLASH Interface The FLASH interface can accommodate an 8‐bits FLASH device. Due to the limited number of I/O pins, the FLASH interface is shared with the SDRAM (m1_*) interface. Up to 8M bytes of FLASH is accessible with the 8‐bits wide FLASH interface design. The FLASH should be connected as indicated in the following diagram: A[17] M1_BA1 A[16] M1_BA0 A[15] M1_CAS_n A[14] M1_RAS_n A[13] M1_DQM1 A[12] M1_DQM0 A[11:0] M1_A[11:0] D[15:0] M1_D[15:0] WE# M1_WE_n CS# FLASH_CS_n FLASH_OE_n 8bit FLASH 3.2.3 NAND FLASH Interface The NAND FLASH interface can accommodate an 8‐bits or 16‐bits NAND FLASH device. Due to the limited number of I/O pins, the FLASH interface is shared with the SDRAM (m1_*) interface. NAND FLASH has a very 6/7/2010 10/24 AMLOGIC Proprietary ...
Page 11
AML6210DP A/V Processor User Guide Version 0.4 large capacity that ranges from 32MB to more than 1GB. The NAND FLASH should be connected as indicated in the following diagram: R/B* NAND_R/nB RE* NAND_nRE CE* NAND_CE WE* NAND_nWE CLE M1_BA1/NAND_CLE ALE M1_BA0/NAND_ALE DQ[7:0] M1_D[7:0] 8bit NAND FLASH 6/7/2010 11/24 AMLOGIC Proprietary ...
AML6210DP A/V Processor User Guide Version 0.4 3.3 Audio Interfaces A pair of audio DACs is provided in the AML6210DP device. The audio DACs are designed for connecting to small speaker inside the photo frame or ear buds for external listening. A simple external amplifier is needed. Please see the following sample circuit diagram. Internally, the delta‐sigma algorithm is used to improve the performance and ensure high SNR output. The implementation includes a multi‐tap interpolation filter which increases the sample rate of the audio channels to the modulator rate. Then the audio stream is passed through a sigma‐delta modulator that generates the serial PWM data stream. An internal analog filter is then used for out‐of‐band noise filtering and analog signal reconstruction. External amplifier is needed to provide the necessary current to drive the speakers or head phones. ADATA_0 (L) ADATA_1 (R) AMPIFLER Circuit Internal Stereo ADC 6/7/2010 12/24 AMLOGIC Proprietary ...
AML6210DP A/V Processor User Guide Version 0.4 3.4 Video Output Interfaces 3.4.1 Digital Video Output The AML6210DP integrated internal LCD video scalar and encoder and high‐resolution triple panel DACs (PDAC) for direct connection to digital LCD panels. The LCD scale and encoder convert the video images to the LCD resolution and prepare the image to be displayed. Then special LCD specific dithering logic and gamma correction algorithm is applied before the video data is sent to the digital video output. 3.4.2 LCD Timing Controller The AML6210DP AV processor has a built‐in LCD timing controller (TCON) that works in conjunction with the digital video output to provide the best video performance on a digital LCD panel. The TCON and digital video output drive the digital LCD panel directly without any additional logic. AML6210DP’s TCON is programmable and can be used in any small to medium size digital LCD panels. The LCD TCON also includes a dedicated VGH/VGL pulse generator for the LCD panel voltage generator. Together with some simple passive components, VGH/VGL can be generated. DV Out Digital LCD Timing Panel Controller VGH/VGL Control 6/7/2010 13/24 AMLOGIC Proprietary ...
AML6210DP A/V Processor User Guide Version 0.4 3.5 Peripherals 3.5.1 CardReader Interface The AML6210DP have an integrated hardware controller for SD/MS/MMC/xD card‐reader operations. The hardware controller is capable of executing the low‐level card interface protocols, computing the CRC or checksum, and transferring data to/from SDRAM. The hardware provides interface for the necessary signals (e.g. SD_CLK, SD_CMD, SD_D0‐3 for SD cards) but signals like card detect and write‐protect are provided using GPIO only. 3.5.2 USB Interface AM6210DP AV processor has integrated one high speed USB 2.0 OTG controller and PHY into the chip. The output USB signal (DP/DM) can drive the external USB controller (e.g. Hub, FLASH drive, camera, PC, Mac, etc.) directly. The OTG controller can acts as a high speed USB Host or USB Device or a try OTG controller. 6/7/2010 14/24 AMLOGIC Proprietary ...
-0.5 ~ 4.6 °C Junction Temperature 4.3 Recommended Operating Conditions Table 43 Recommended Operating Conditions Symbol Parameter Min. Typ. Unit 1.25V Core Supply Voltage 1.25 1.32 DD(CORE) 3.3V Pads Supply Voltage DD(PADS) °C Operating Temperature 6/7/2010 15/24 AMLOGIC Proprietary ...
Page 17
M1_D_1 M1_D_1 SDRAM1 and/or FLASH I/O 67 M1_D_0 M1_D_0 SDRAM1 and/or FLASH I/O 68 VDD33 I/O Power 3.3V Digital I/O power 3.3V P 69 REMOTE Remote Remote Control I 70 PWM_LCD LCD PWM PWM for the LCD ? I/O 71 GP Output // LCD_PWR_EN GPO GPO for LCD_power control O 72 RESET_N Reset Master Reset I 6/7/2010 17/24 AMLOGIC Proprietary ...
Page 18
XD_WP// SD_WP Card Reader I/O Card Reader I/F or GPIO I/O 103 GPIO// CARD_POWER Card Reader I/O Card Reader I/F or GPIO I/O 104 XD_RE Card Reader I/O Card Reader I/F or GPIO I/O 105 XD_WE Card Reader I/O Card Reader I/F or GPIO I/O 106 XD_RE Card Reader I/O Card Reader I/F or GPIO I/O 107 XD_CE Card Reader I/O Card Reader I/F or GPIO I/O 108 VDD33 Digital I/O Power Digital I/O 3.3V power P 6/7/2010 18/24 AMLOGIC Proprietary ...
Page 19
LCD_B3 LCD Video Out LCD Video Signal Output O 139 LCD_B4 LCD Video Out LCD Video Signal Output O 140 LCD_B5 LCD Video Out LCD Video Signal Output O 141 JTAG_TMS// I2C_MASTER_CLOCK JTAG TMS JTAG I/O 142 JTAG_TDI// I2C_MASTER_DATA JTAG TDI JTAG I/O 143 JTAG_TCK// AUDIO_MUTE JTAG TCK JTAG I/O 144 JTAG_TDO// OTG_VBUS JTAG TDO JTAG I/O 6/7/2010 19/24 AMLOGIC Proprietary ...
AML6210DP A/V Processor User Guide Version 0.4 6 Mechanical Specifications The AML6210DP A/V processor is packaged using a 144 pins LQFP package. The mechanical dimensions are given in millimeters as below: 22.00±0.25 20.00 ±0.10 0.17/0.20/0.27 Amlogic AML6210DP 0.50 BSC 144 Pin LQFP 20mmx20mm 1.35/1.40/1.45 0.45/0.60/0.75 0.05/0.15 1.00 REF 6/7/2010 24/24 AMLOGIC Proprietary ...
Need help?
Do you have a question about the AML 6210DP and is the answer not in the manual?
Questions and answers