Circuit Diagram (Main Board Dsp) - Roland BR-1200CD Service Notes

Digital recording studio
Table of Contents

Advertisement

Feb. 2005

CIRCUIT DIAGRAM (MAIN BOARD DSP)

fig.MAIN-DSP-sc
A[0:19],A[21,23]
D[0:15]
C156
100/16
A13
81
A12
82
A11
83
84
A10
A9
86
A8
87
A7
88
A6
89
A5
91
A4
92
94
A3
A2
95
A1
96
A0
97
D7
99
100
D6
D5
102
D4
103
D3
104
D2
105
D1
106
TP262
D0
107
TP263
R80
0
74
DSP_INT0#
1
75
TP265
#CS4
77
#CS4
WR#
78
79
RD#
65
66
67
68
69
70
71
D
30
TP282
1
118
DA:righ t
TP285
1
119
justified(ushiro
zume)
TP288
1
121
TP291
1
122
R83
47
123
CODEC_DA1
TP296
1
125
R84
47
126
CODEC_DA0
TP303
1
127
TP309
1
129
TP313
1
130
AD:left justified(mae
zume)
TP317
1
132
R85
47
133
CODEC_AD
R86
47
134
CODEC_LRCK
R182
47
135
DATA_LRCK
TP335
1
137
R87
47
138
CODEC_BCK
R88
47
139
CODEC_MCK
TP341
1
141
76
131
31
+
D 3. 3
R89
47
X3
WR#
4
1
VDD
OE
RD#
R90
47
2
3
GND
OUT
R91
47
1536FS
D
SG-8002JC(67.7376MHz)
C191
0.1
34
A[0:13]
D[0:7]
ESP#1_TRS[0:5]
L29
D 3. 3
+
0
C153
0.1
C154
0.1
C157
0.1
TRR ch select
C160
0.1
D
C162
0.1
ESP#1 TRR/0ch->23ch GA TRS,
24ch-47ch:ESP#2 TRS
C164
0.1
C166
0.1
C168
0.1
C170
0.1
C173
0.1
C175
0.1
ESR#1_TRCKIN
C177
0.1
ESR#1_TRR5
C179
0.1
ESR#1_TRR4
C181
0.1
C183
0.1
D
IC19
TC223C080AF-101(ESP4)
63
CA13
TRR5
IN
62
CA12
TRR4
61
ESR#1_TRR3
CA11
TRR3
60
ESR#1_TRR2
CA10
TRR2
58
ESR#1_TRR1
CA9
TRR1
57
ESR#1_TRR0
CA8
TRR0
56
CA7
TRCKIN
CA6
52
CPU_RESET#
CA5
RST2
53
CA4
RST1
RA34
CA3
54
1
TP258
EXBV8V470JV
CA2
VPOUT
1
8
CA1
110
2
7
ESP#1_TRS5
CA0
TRS5
OUT
111
3
6
ESP#1_TRS4
TRS4
112
4
5
ESP#1_TRS3
TRS3
113
1
8
ESP#1_TRS2
CD7
TRS2
114
2
7
ESP#1_TRS1
CD6
TRS1
115
3
6
ESP#1_TRS0
CD5
TRS0
117
4
5
CD4
TRCKO
RA61
EXBV8V470JV
CD3
+
D 3. 3
CD2
142
R78
10k
CD1
SYO
TP261
143
1
CD0
SYI
DSP_SYNC
28
1
TP264
INT1
EA9
TP266
27
1
INT0
EA8
25
1
TP267
EA7
ESP#1
24
1
TP268
CS
EA6
TP269
23
1
WR
EA5
21
1
TP270
RD
EA4
20
1
TP271
EA3
19
1
TP272
DIRECT
EA2
TP273
17
1
CTYPE
EA1
16
1
TP274
EAMPX
EA0
RFRSH
ESP TRS/TRR ch select
PWRSAV
TP275
50
1
GRAMC
ED23
49
1
TP276
SHRMD
ED22
48
1
TP277
signal section
ED21
TP278
47
1
ED20
46
1
TP279
OSC
ED19
45
1
TP280
ED18
43
1
TP281
ED17
TP283
42
1
DA7
ED16
41
1
TP286
TRS/TRR
DA6
ED15
40
1
TP289
DA5
ED14
TP292
39
1
DA4
ED13
38
1
TP294
DA3
ED12
35
1
TP297
SEL
0ch-23ch
DA2
ED11
34
1
TP300
DA1
ED10
TP304
33
1
DA0
ED9
32
1
TP307
ED8
10
1
TP310
AD3
ED7
TP314
9
1
AD2
ED6
8
1
TP318
LRCK
AD1
ED5
7
1
TP321
AD0
ED4
5
1
TP324
ED3
TP326
4
1
LRCK1
ED2
3
1
TP330
LRCK0
ED1
2
1
TP333
ED0
BCK1
BCK0
12
1
TP338
WE
13
1
TP339
MCK1
CAS
TP342
14
1
MCK0
RAS
XTESTT
XTESTS
ESP4
TESTB
D
ESP#1_TRS[0:5]
ESP#2_TRS[0:5]
GA_TRS[2:5]
GA_TRS[2:5]
C275
0.1
D
C159
100/16
C172
+
0.1
D 3. 3
IC18
D
SN74LV157APWR
12
14
4Y
4A
9
11
3Y
3A
7
5
GA_TRS5
2Y
2A
4
2
GA_TRS4
1Y
1A
13
4B
ESP#2_TRCK
10
3B
1
6
ESP#2_TRS5
SEL
2B
15
3
ESP#2_TRS4
ST
1B
D
C186
D 3. 3
+
0.1
IC21
D
SN74LV157APWR
A13
81
A12
82
12
14
GA_TRS3
A11
83
4Y
4A
9
11
84
GA_TRS2
A10
3Y
3A
7
5
A9
86
2Y
2A
4
2
A8
87
1Y
1A
13
ESP#2_TRS3
A7
88
4B
10
ESP#2_TRS2
A6
89
3B
1
6
ESP#2_TRS1
A5
91
SEL
2B
15
3
ESP#2_TRS0
A4
92
ST
1B
94
A3
A2
95
A1
96
A0
97
D
D7
99
DATA_LRCK
100
D6
D5
102
D4
103
ESP#1_TRCK
D3
104
D2
105
D1
106
D0
107
R81
0
74
DSP_INT2#
75
DSP_INT1#
R82
0
#CS5
77
WR#
78
79
RD#
65
66
67
68
69
70
71
D
30
TP284
1
118
TP287
1
119
TP290
1
121
TP293
1
122
TP295
1
123
24ch-47ch
TP298
1
125
TP301
1
126
TP305
1
127
TP311
1
129
TP315
1
130
TP319
1
132
TP322
1
133
TP327
1
134
TP331
1
135
TP336
1
137
TP337
1
138
TP340
1
139
TP343
1
141
76
131
31
L30
+
D 3. 3
0
C155
0.1
C158
0.1
C161
0.1
C163
0.1
C165
0.1
C167
0.1
C169
0.1
C171
0.1
C174
0.1
C176
0.1
C178
0.1
C180
0.1
C182
0.1
C184
0.1
C185
0.1
D
IC20
63
ESP#1_TRS5
CA13
TRR5
IN
62
ESP#1_TRS4
CA12
TRR4
61
ESP#1_TRS3
CA11
TRR3
60
ESP#1_TRS2
CA10
TRR2
58
ESP#1_TRS1
CA9
TRR1
57
ESP#1_TRS0
CA8
TRR0
56
ESP#1_TRCK
CA7
TRCKIN
CA6
52
CA5
RST2
CPU_RESET#
53
CA4
RST1
RA35
CA3
54
1
TP259
EXBV8V470JV
CA2
VPOUT
1
8
CA1
110
2
7
ESP#2_TRS5
CA0
TRS5
OUT
111
3
6
ESP#2_TRS4
TRS4
112
4
5
ESP#2_TRS3
TRS3
113
1
8
ESP#2_TRS2
CD7
TRS2
114
2
7
ESP#2_TRS1
CD6
TRS1
115
3
6
ESP#2_TRS0
CD5
TRS0
117
RA62
4
5
CD4
TRCKO
ESP#2_TRCK
EXBV8V470JV
CD3
+
TP260
D 3. 3
CD2
142
1
R79
10k
CD1
SYO
143
CD0
SYI
19
DSP_SYNC
D
20
28
32
INT1
EA9
27
31
INT0
EA8
25
30
EA7
24
29
CS
EA6
23
28
WR
EA5
21
27
RD
EA4
ESP#2
20
24
EA3
19
23
DIRECT
EA2
17
22
CTYPE
EA1
16
21
EAMPX
EA0
RA37
RFRSH
EXBV8VR000V
PWRSAV
50
1
8
IO11
18
GRAMC
ED23
49
2
7
IO10
34
SHRMD
ED22
48
3
6
IO9
35
ED21
47
4
5
IO8
17
ED20
46
1
8
IO7
33
OSC
ED19
45
RA38
2
7
IO6
ED18
43
EXBV8VR000V
3
6
IO5
ED17
42
4
5
IO4
11
DA7
ED16
41
1
8
IO3
D
15
DA6
ED15
40
RA63
2
7
IO2
16
DA5
ED14
EXBV8VR000V
39
3
6
IO1
36
DA4
ED13
38
4
5
IO0
40
DA3
ED12
35
1
TP299
DA2
ED11
34
1
TP302
DA1
ED10
TP306
33
1
DA0
ED9
32
1
TP308
ED8
10
1
TP312
AD3
ED7
TP316
9
1
AD2
ED6
8
1
TP320
AD1
ED5
7
1
TP323
AD0
ED4
5
1
TP325
ED3
TP328
4
1
LRCK1
ED2
3
1
TP332
IO[0:11]
LRCK0
ED1
2
1
TP334
ED0
BCK1
BCK0
12
WE
13
MCK1
CAS
14
MCK0
RAS
XTESTT
XTESTS
TESTB
ESP4
D
TC223C080AF-101(ESP4)
BR-1200CD
RA36
EXBV8V103JV
+
D 3. 3
IC22
49
1
8
NC
I/O15
48
2
7
NC
I/O14
47
3
6
A9
I/O13
46
4
5
A8
I/O12
44
IO11
A7
I/O11
43
IO10
A6
I/O10
42
IO9
A5
I/O9
41
IO8
A4
I/O8
10
IO7
A3
I/O7
9
IO6
A2
I/O6
8
IO5
A1
I/O5
7
IO4
A0
I/O4
5
IO3
I/O3
4
IO2
I/O2
3
IO1
RAS
I/O1
2
IO0
UCAS
I/O0
LCAS
+
D 3. 3
WE
1
OE
VCC
6
L31
VCC
25
0
VCC
NC
NC
C190
NC
10/16
26
NC
VSS
45
NC
VSS
50
VSS
M11L16161SA-45T
D
D
C187
C188
C189
0.1
0.1
0.1
35

Advertisement

Table of Contents
loading

Table of Contents