Table of Contents
Advertisement
VCCD_A_1V8
L13
120 OHM
VCC_AUX_1V8
VCC_A_CORE_1V8
L11
100R DIFF MICROSTRIP FROM U3 LENGTH MATCHED
120 OHM
VCC_2V5
L16
VCC_A_2V5
VCC_2V5
120 OHM
Figure 5-3: GS12090 Schematic 1
VCCD_B_1V8
L17
120 OHM
VCC_AUX_1V8
VCC_B_CORE_1V8
L18
120 OHM
100R DIFF MICROSTRIP FROM U3 LENGTH MATCHED
VCC_2V5
VCC_B_2V5
L19
120 OHM
Figure 5-4: GS12090 Schematic 2
RDK-12GCONV
Reference Design Kit User Guide
PDS-061593
U24
30
LOOP_OUT
CONTROLLED 75R MICROSTRIP
C172
2
LOOP_IN
4.7UF
R94
C175
3
SDI_TERM
2
4.7UF
C173
6
TX3_N
TX3N
DDIN
IN
4.7UF
C109
TX3_P
7
TX3P
DDIP
IN
4.7UF
5
TERM
32
RSVD_32
9
RSVD_9
11
GSPI_SD3
SDIN
IN
12
GSPI_SD4
SDOUT
OUT
13
GSPI_SCK
IN
10
GSPI_CSB0
CS
IN
34
VCO_FILT
CONTROLLED 75R MICROSTRIP
C184
4.7UF
R102
C122
2
4.7UF
C185
TX2_N
TX2N
IN
4.7UF
C112
TX2_P
TX2P
IN
4.7UF
GSPI_SD4
IN
GSPI_SD5
OUT
GSPI_SCK
IN
GSPI_CSB0
IN
www.semtech.com
Rev.0
August 2017
VCCD_A_1V8 VCC_A_CORE_1V8VCC_A_2V5
HIGH SPEED OUTPUTS
CONTROLLED 75R MICROSTRIP
27
SDIO1
SDIO
C177
26
SDON
4.7UF
23
DDOP
CONTROLLED 100R DIFF
22
DDON
GS12090
17
GPIO0
18
GPIO1
33
GPIO2
36
GPIO3
SCLK
39
LF+
40
LF-
VCCD_B_1V8 VCC_B_CORE_1V8VCC_B_2V5
U26
30
LOOP_OUT
2
27
LOOP_IN
SDIO
3
26
SDI_TERM
SDON
6
23
DDIN
DDOP
CONTROLLED 100R DIFF
7
22
DDIP
DDON
5
TERM
GS12090
32
RSVD_32
9
RSVD_9
17
GPIO0
18
GPIO1
33
GPIO2
11
SDIN
36
GPIO3
12
SDOUT
13
SCLK
10
CS
39
LF+
34
VCO_FILT
40
LF-
J2
J2
C176
1
SDIO_1
BNC
4.7UF
C154
75
C178
RX1P
RX1_P
OUT
4.7UF
C179
RX1N
RX1_N
OUT
4.7UF
MICRO_ISP1_N
OUT
GS12070_ISP1_N
OUT
HIGH SPEED OUTPUTS
J3
CONTROLLED 75R MICROSTRIP
C190
1
SDIO2
SDIO_2
BNC
4.7UF
C191
R129
75
4.7UF
C188
RX2P
RX2_P
OUT
4.7UF
C189
RX2N
RX2_N
OUT
4.7UF
MICRO_ISP2_N
OUT
GS12070_ISP2_N
OUT
Proprietary & Confidential
31 of 44
Semtech
Advertisement
Table of Contents
