Philips DVDR3305/02 Service Manual page 58

Dvd-video recorder
Hide thumbs Also See for DVDR3305/02:
Table of Contents

Advertisement

EN 58
8.
3139 785 3093x
PIN DESCRIPTION AND CONFIGURATION
DIF1(SCL/CCLK)
DIF0(SDA/CDIN)
DEM(AD0/CS)
Pin Name
#
Pin Description
SDIN
1
Serial Audio Data Input ( Input ) - Input for two's complement serial audio data.
SCLK
2
Serial Clock ( Input ) - Serial clock for the serial audio interface.
LRCK
3
Left / Right Clock ( Input ) - Determines which channel, Left or Right, is currently active on the serial
audio data line.
4
Master Clock ( Input ) - Clock source for the delta-sigma modulator and digital filters.
MCLK
VD
5
Digital Power ( Input ) - Positive power supply for the digital section.
6
Ground ( Input ) - Ground reference.
GND
16
Reset ( Input ) - Powers down device and resets all internal resisters to their default settings when
RST
10
enabled.
VA
11
Low Voltage Analog Power ( Input ) - Positive power supply for the analog section.
VBIAS
12
Positive Voltage Reference ( Output ) - Positive reference voltage for the internal DAC.
VQ
13
Quiescent Voltage ( Output ) - Filter connection for internal quiescent voltage.
VA_H
17
High Voltage Analog Power ( Input ) - Positive power supply for the analog section.
VL
20
Serial Audio Interface Power ( Input ) - Positive power for the serial audio interface
Mute Control ( Output ) - Control signal for optional mute circuit.
BMUTEC
14
19
AMUTEC
AOUTB
15
Analog Outputs ( Output ) - The full scale analog line output level is specified in the Analog Characteris-
tics table.
AOUTA
18
Control Port
Definitions
SCL/CCLK
7
Serial Control Port Clock ( Input ) - Serial clock for the control port interface.
SDA/CDIN
8
Serial Control Data ( Input/Output ) - Input/Output for I
Address Bit 0 / Chip Select ( Input ) - Chip address bit in I
AD0/CS
9
Stand-Alone
Definitions
DIF0
8
Digital Interface Format ( Input ) - Defines the required relationship between the Left Right Clock, Serial
DIF1
Clock, and Serial Audio Data.
7
DEM
9
De-emphasis ( Input ) - Selects the standard 15μs/50μs digital de-emphasis filter response for 44.1 kHz
sample rates
Circuit- and IC Description
SDIN
1
SCLK
2
LRCK
3
MCLK
4
VD
5
GND
6
7
8
9
RST
10
VL
20
AMUTEC
19
AOUTA
18
VA_H
17
GND
16
AOUTB
15
BMUTEC
14
VQ
13
VBIAS
12
VA
11
2
C data. Input for SPI data.
2
C Mode. Control Port enable in SPI mode.

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents