Yamaha Portatone PSR-S500 Service Manual page 19

Hide thumbs Also See for Portatone PSR-S500:
Table of Contents

Advertisement

MB87S1280 (X6363A00) SSP1
PIN
NAME
I/O
NO.
1
WAITN
O
Wait for external CPU
2
IRQN_OUT
O
Output of interrupt information
3
VSS
-
VSS
4
VDDE
-
VDDE +3.3V
5
SCANSW[4]
O
6
SCANSW[3]
O
7
SCANSW[2]
O
Scan control
8
SCANSW[1]
O
9
SCANSW[0]
O
10
VSS
-
VSS
11
VDDI
-
VDD +1.8V
12
ADVDD
-
ADVDD 3.3V
13
ADVSS
-
ADVSS
14
VRL
I
reference voltage
15
VREF
O
reference voltage
16
ANPORT[3]
I
17
ANPORT[2]
I
ADC analog input
18
ANPORT[1]
I
19
ANPORT[0]
I
20
VRH
I
ADC reference voltage
21
VDDE
-
VDDE +3.3V
22
IRQN_IN
I
Interrupt input
23
ARMSTOP
I
ARM stop
24
VSS
-
VSS
25
XI
I
Crystal oscillator(input)
26
VSS
-
VSS
27
VDDI
-
VDDI +1.8V
28
XO
I/O
Crystal oscillator(output)
29
TESTN
I
Test pin
30
VDDE
-
VDDE +3.3V
31
PLVDD
-
PLVDD +1.8V
32
PLVSS
-
PLVSS
33
PLLBPN
I
Switch of PLL and XI
34
VDDI
-
VDDI +1.8V
35
ACLK
I/O
ABUS clock
36
AFRM
I/O
ABUS frame
37
ADIR
O
ABUS directon
38
VSS
-
VSS
39
ADAT[0]
I/O
40
ADAT[1]
I/O
ABUS data bus
41
ADAT[2]
I/O
42
ADAT[3]
I/O
43
VDDE
-
VDDE +3.3V
44
ADAT[4]
I/O
45
ADAT[5]
I/O
46
ADAT[6]
I/O
ABUS data bus
47
ADAT[7]
I/O
48
ADAT[8]
I/O
49
ADAT[9]
I/O
50
VSS
-
VSS
51
ADAT1[0]
I/O
52
ADAT[11]
I/O
53
ADAT[12]
I/O
ABUS data bus
54
ADAT[13]
I/O
55
ADAT[14]
I/O
56
ADAT[15]
I/O
57
DITO
O
DIT output
58
SYSCLK
O
System clock
59
SYO
O
External synchronization
60
VSS
-
VSS
61
VDDE
-
VDDE +3.3V
62
BCLK
O
Bit clock of SDI, SDO
63
WCLK0
O
Word clock of SDI, SDO
64
SDO[0]
O
65
SDO[1]
O
66
SDO[2]
O
67
SDO[3]
O
Serial audio output
68
SDO[4]
O
69
SDO[5]
O
70
SDO[6]
O
71
SDO[7]
O
72
VSS
-
VSS
73
VDDI
-
VDDI +1.8V
74
MUTEN
I
Audio mute
75
SDI[0]
I
76
SDI[1]
I
Serial audio input
77
SDI[2]
I
78
SDI[3]
I
79
VDDI
-
VDDI +1.8V
80
SDI[4]
I
81
SDI[5]
I
Serial audio input
82
SDI[6]
I
83
VDDE
-
VDDE +3.3V
84
EXCLK
I
External synchronization clock
85
VSS
-
VSS
86
VDDI
-
VDDI +1.8V
87
SDI[7]
I
88
SDI[8]
I
89
SDI[9]
I
Serial audio input
90
SDI[10]
I
91
SDI[11]
I
92
SYI
I
External synchronization input
93
VPD
I
Test pin
94
VSS
-
VSS
95
RCLKI
I
SDRAM clock
96
VSS
-
VSS
97
VDDE
-
VDDE +3.3V
98
RCLK
O
SDRAM clock
99
VSS
-
VSS
100
RDN
O
External memory read
101
WRN
O
External memory write
102
UBN
O
RAM enable(USB)
103
LBN
O
RAM enable(LSB)
104
VDDE
-
VDDE +3.3V
PIN
FUNCTION
NO.
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
NAME
I/O
MD[7]
I/O
Data bus(ARM,DSP -> memory)
MD[6]
I/O
Data bus(ARM,DSP -> memory)
VSS
-
VSS
MD[5]
I/O
MD[4]
I/O
MD[3]
I/O
Data bus(ARM,DSP -> memory)
MD[2]
I/O
MD[1]
I/O
MD[0]
I/O
VDDE
-
VDDE +3.3V
MD[15]
I/O
MD[14]
I/O
Data bus(ARM,DSP -> memory)
MD[13]
I/O
MD[12]
I/O
VSS
-
VSS
MD[11]
I/O
MD[10]
I/O
Data bus(ARM,DSP -> memory)
MD[9]
I/O
VDDI
-
VDDI +1.8V
MD[8]
I/O
Data bus(ARM,DSP -> memory)
MA[12]
O
MA[10]
O
Memory addres bus
MA[9]
O
MA[8]
O
VDDE
-
VDDE +3.3V
VSS
-
VSS
VDDI
-
VDDI +1.8V
MA[7]
O
MA[6]
O
MA[5]
O
Memory addres bus
MA[13]
O
MA[14]
O
MA[11]
O
VDDI
-
VDDI +1.8V
MA[1]
O
MA[2]
O
Memory addres bus
MA[3]
O
VSS
-
VSS
MA[4]
O
MA[18]
O
Memory addres bus
MA[19]
O
MA[17]
O
VDDE
-
VDDE +3.3V
MA[16]
O
MA[15]
O
Memory addres bus
MA[20]
O
CS0N
O
CS2N
O
Chip Select
CS3N
O
VSS
-
VSS
CS4N
O
Chip Select
EA[1]
I
EA[2]
I
EA[3]
I
EA[4]
I
SSP1 Address bus
EA[5]
I
EA[6]
I
EA[7]
I
EA[8]
I
VSS
-
VSS
VDDE
-
VDDE +3.3V
EA[9]
I
EA[10]
I
EA[11]
I
SSP1 Address bus
EA[12]
I
EA[13]
I
EA[14]
I
ECSN
I
SSP1 chip select
ERDN
I
SSP1 read
EWRN
I
SSP1 write
ED[0]
I/O
SSP1 Address bus
VSS
-
VSS
VDDI
-
VDDI +1.8V
ED[1]
I/O
ED[2]
I/O
ED[3]
I/O
SSP1 Address bus
ED[4]
I/O
ED[5]
I/O
VDDI
-
VDDI +1.8V
ED[6]
I/O
ED[7]
I/O
ED[8]
I/O
SSP1 Address bus
ED[9]
I/O
ED[10]
I/O
VSS
-
VSS
VDDI
-
VDDI +1.8V
ED[11]
I/O
ED[12]
I/O
ED[13]
I/O
SSP1 Address bus
ED[14]
I/O
ED[15]
I/O
VDDE
-
VDDE +3.3V
TCK
I
JTAG clock
TMS
I
JTAG mode
TRST
I
JTAG reset
VSS
-
VSS
VDDE
-
VDDE +3.3V
ICN
I
Initial clear
TDI
I
JTAG input
TDO
O
JTAG output
TXD0
O
Serial output 0
RXD0
I
Serial input 0
TXD1
O
Serial output 1
RXD1
I
Serial input 1
PSR-S500
DM:IC401
FUNCTION
19

Advertisement

Table of Contents
loading

Table of Contents