Yamaha CLAVINOVA CLP-120 Service Manual page 20

Hide thumbs Also See for CLAVINOVA CLP-120:
Table of Contents

Advertisement

CLP-120
HG73C205AFD (XU947C00) SWX00B TONE GENERATOR
PIN
NAME I/O
FUNCTION
NO.
1
ICN
I
Initial clear
2
RFCLKI
I
PLL Clock
3
TM2
I
PLL Control
4 AVDD_PLL
Power supply
5
AVSS_PLL
Ground
6
MODE0
I
SWX dual mode
7
VCC7
Power supply
8
GND8
Ground
9
XIN
I
crystal oscillator
10
XOUT
O
crystal oscillator
11
MODE1
I
SWX separate mode
12
TEST0
I
TEST pin
13
TESTON
I
TEST pin
14 AN0-P40
I
15 AN1-P41
I
A/D converter
16 AN2-P42
I
17 AN3-P43
I
18 AVDD_AN
Power supply
19 AVSS_AN
Ground
20
TXD0
O
for MIDI or TO-HOST
21
TXD1
O
for MIDI
22
EXCLK
I
Crystal oscillator
23
SMD11
I/O
24
SMD4
I/O
25
SMD3
I/O
26
SMD12
I/O
27
SMD10
I/O
28
SMD5
I/O
Wave memory data bus
29
SMD2
I/O
30
SMD13
I/O
31
SMD9
I/O
32
SMD6
I/O
33
SMD1
I/O
34
SMD14
I/O
35
VCC35
Power supply
36
GND36
Ground
37
SMD8
I/O
38
SMD7
I/O
Wave memory data bus
39
SMD0
I/O
40
SMD15
I/O
41
SOE
O
read signal
42
SWE
O
write signal
43
SRAS
O
RAS signal
44
SCAS
O
CAS signal
45 REFRESH
O
REFRESH signal
46
CS0
O
CS signal
47
SMA0
O
Memory address bus
48
SMA16
O
49
VCC49
Power supply
50
GND50
Ground
51
SMA1
O
52
SMA15
O
53
SMA2
O
54
SMA14
O
55
SMA3
O
Memory address bus
56
SMA13
O
57
SMA4
O
58
SMA12
O
59
SMA5
O
60
GND60
Ground
61
VCC61
Power supply
62
SMA11
O
63
SMA6
O
64
SMA10
O
65
SMA7
O
66
SMA9
O
67
SMA17
O
68
SMA8
O
Memory address bus
69
SMA18
O
70
SMA19
O
71
SMA20
O
72
SMA21
O
73
SMA22
O
74
SMA23
O
75
CMA20
O
Program address bus
76
CMA19
O
77
VCC77
Power supply
78
GND78
O
Ground
79
CMA18
O
80
CMA17
O
81
CMA5
O
Program address bus
82
CMA6
O
83
CMA4
O
84
CMA7
O
20
PIN
NAME I/O
FUNCTION
NO.
85
CMA3
O
86
CMA8
O
Program address bus
87
CMA2
O
88
CRD
O
read signal
89
CMA1
O
Program address bus
90
CUB
O
high byte effective signal
91
VCC91
Power supply
92
GHND92
Ground
93
CS1
O
CS signal
94
CMA0
O
Program address bus
95
CLB
O
low byte effective signal
96
CMA12
O
97
CMA11
O
Program address bus
98
CMA10
O
99
CMA9
O
100
GND100
Ground
101
CWE
O
write signal
102
CMA16
O
103
CMA15
O
Program address bus
104
CMA14
O
105
CMA13
O
106
CMD8
I/O
107
CMD7
I/O
108
CMD9
I/O
109
CMD6
I/O
110
CMD10
I/O
111
CMD5
I/O
112
CMD11
I/O
Program memory Data bus
113
CMD4
I/O
114
CMD12
I/O
115
CMD3
I/O
116
CMD13
I/O
117
CMD2
I/O
118
CMD14
I/O
119
VCC119
Power supply
120
GND115
Ground
121
CMD1
I/O
122
CMD15
I/O
Program memory Data bus
123
CMD0
I/O
124
CMA21
O
Program address bus
125
PDT15
I/O
126
PDT14
I/O
127
PDT13
I/O
128
PDT12
I/O
SWX access data bus
129
PDT11
I/O
130
PDT10
I/O
131
PDT9
I/O
132
PDT8
I/O
133
VCC133
Power supply
134
GND134
Ground
135
PDT7
I/O
136
PDT6
I/O
137
PDT5
I/O
138
PDT4
I/O
SWX access data bus
139
PDT3
I/O
140
PDT2
I/O
141
PDT1
I/O
142
PDT0
I/O
143
VCA143
Power supply
144
GND144
Ground
145
PAD2
I
146
PAD1
I
SWX access address bus
147
PAD0
I
148
VCC148
Power supply
149
GND149
Ground
150
PCS
I
Chip select
151
PWR
I
write enable
152
PRD
I
read enable
153
RXD0
I
for Midi or TO-HOST
154
RXD1
I
for Midi or Key scan
155
SCLKI
I
EXT Clock
156
ADIN
I
A/D converter
157
ADLR
O
A/D converter LR clock
158
DO0
O
DAC
159
DO1
O
160
SYSCLK
O
1/2 clock
161
VCC161
Power supply
162
GND162
Ground
163
WCLK
O
for DAC LR clock
164
QCLK
O
1/12 clock
165
BCLK
O
IIS-DAC clock
166
SYI
I
Synch signal
167
IRQ0
I
Interrupt request
168
NMI
I
DM : IC007, 008

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents