Download Print this page

Yamaha YSP-1600 Service Manual page 72

Hide thumbs Also See for YSP-1600:

Advertisement

A
B
C
D
YSP-1600
INPUT 2/4
1
H D M _ A R C
H D M _ A R C
H D M _ S P F / D L 2
H D M _ S P F / D L 2
H D M _ M C K
H D M _ M C K
H D M _ B C K / D D C K
H D M _ B C K / D D C K
H D M _ W C K / D R 0
H D M _ W C K / D R 0
2
H D M _ S D 0 / D L 0
H D M _ S D 0 / D L 0
+ 3 . 3 D
to INPUT 1/4
R 2 1 4
1 0 K
D I R _ M I S O
D I R _ M O S I
C 2 1 0
3
0 . 1 / 1 6 ( B )
D I R _ S C K
D I R _ N _ C S
M S / A D R 1
H D M _ S D 0 / D L 0
R X I N 7 / A D I N 0
DIGITAL IN
H D M _ W C K / D R 0
R X I N 6 / A L R C K I 0
+ 5 D
H D M _ B C K / D D C K
R X I N 5 / A B C K I 0
R X I N 4 / A S C K I 0
H D M _ M C K
4
5.0
R 2 0 4
4 7
D I G _ O P T 1
TV
D I R _ N _ R S T
R 2 1 2
C 2 0 1
0 . 1 / 1 6 ( B )
1 0 0
C 2 1 1
4 7 0 P ( B )
D G N D
J 2 4 9
5
0
D G N D
S T 1
D G N D
A G N D
C 2 9 5
C 2 4 1
0 . 0 1 / 1 6 ( B )
0 . 1 / 1 6 ( B )
C 2 9 6
0 . 1 / 1 6 ( B )
D G N D
A G N D
C 2 9 7
6
0 . 1 / 1 6 ( B )
C 2 9 8
0 . 1 / 1 6 ( B )
C 2 9 9
0 . 1 / 1 6 ( B )
D G N D
A G N D
7
A N A L O G I N P U T S E L E C T O R
C N T 2
C N T 1
I N P U T
L
L
1
N . C
L
H
2
O U T
H
L / H
3
A U X
ANALOG IN
SELECTOR
C 2 0 6
J K 2 0 1
L
R 2 0 1
R 2 0 3
8
R
ANALOG
A U X I N
1 0 K
1 0 / 1 6
G N D
1 0 K
M S J - 0 3 5 - 1 2 D
7
6
5
4
3
2
1
I C 2 0 1
N J M 2 7 5 3 V
8
9 1 0 1 1 1 2 1 3 1 4
A G N D
9
C 2 0 7
1 0 / 1 6
A G N D
10
11
12
M S P - 2 4 1 V 1 - 0 1 N I
P J 2 0 1
S u b W o o f e r
C 2 0 9
SUBWOOFER
R 2 0 2
R 2 0 5
R 2 0 9
OUT
O U T
6 8 0
2 7 0
2 7 0
1 0 / 1 6
Q 2 0 2
13
D 2 7 0 4 ( K )
R 2 1 0
G
1 K
Q 2 0 1
D 2 7 0 4 ( K )
D G N D
R 2 0 6
1 K
14
A G N D
15
16
★ All voltages are measured with a 10MΩ/V DC electronic voltmeter.
★ Components having special characteristics are marked
and must be replaced
with parts having specifications equal to those originally installed.
17
★ Schematic diagram is subject to change without notice.
● 電圧は、内部抵抗 10MΩの電圧計で測定したものです。
印のある部品は、安全性確保部品を示しています。部品の交換が必要な場合、
パーツリストに記載されている部品を使用してください。
● 本回路図は標準回路図です。改良のため予告なく変更することがあります。
72
E
F
G
H
I
J
D I R _ N _ I N T
D I R _ N _ R S T
D I R _ N _ C S
D I R _ M O S I
D I R _ M I S O
7
6
8
5
D I R _ S C K
1
2
3
4
N T W K _ D I S T _ S D R 0
R 2 1 5
4 7
N T W K _ D I S T _ W C K R
N T W K _ D I S T _ B C K R
N T W K _ D I S T _ M C K R
M C / S C L
M P I O _ B 1
M P I O _ B 0
M O D E
M P I O _ C 3
N C P U _ A U P _ S D X 0
DIR
M P I O _ C 2
N C P U _ A U P _ W C K X
M P I O _ C 1
N C P U _ A U P _ B C K X
I C 2 0 5
M P I O _ C 0
N C P U _ A U P _ M C K X
P C M 9 2 1 1 P T R
M P I O _ A 3
H D M _ A R C
D S P _ B C K
R X I N 3
M P I O _ A 2
H D M _ S P F / D L 2
R X I N 2
M P I O _ A 1
R S T
M P I O _ A 0
D S P _ L R C K
R X I N 1
N P C M / I N T 1
R 2 3 5
D I R _ N _ I N T
V D D R X
E R R O R / I N T 0
4 7
+ 3 . 3 D
R 2 3 6
L 2 0 2
1 0 K
B K P 1 0 0 5 H S 6 8 0 - T
D G N D
L 2 0 1
+ 3 . 3 D
D I S _ S E L _ C N T
R 2 1 7
B K P 1 0 0 5 H S 6 8 0 - T
C 2 2 5
n o _ u s e
1 0 / 6 . 3
X L 2 0 1
4
3
1
2
2 4 . 5 7 6 M H Z
+ 3 . 3 D
A G N D
D G N D
5
V
+
C 2 4 8
0 . 1 / 1 6 ( B )
V - 3
I S E L _ C N T 2
I S E L _ C N T 1
C 2 3 5
C 2 3 8
D G N D
0 . 0 1 / 1 6 ( B )
0 . 0 1 / 1 6 ( B )
+ 5 A
A G N D
D I R _ M C K
D I R _ B C K
D I R _ W C K
D I R _ S D 0
N C P U _ A U P _ S D X 3
N C P U _ A U P _ S D X 2
N C P U _ A U P _ S D X 1
C 2 3 0
V r e f
1 0 0 P ( C H )
R 2 2 6
R 2 2 9
0
1 K
1 0 / 1 6
1 3
I C 2 0 4
R 6 5 5
1 4
C 2 2 0
1 2
1 5 K
N J M 2 7 3 4 V ( T E 1 )
V r e f
C 2 3 1
1 0 0 P ( C H )
R 2 2 7
R 2 3 0
0
1 K
C 2 2 1
R
9
DAC
I C 2 0 4
R 2 4 8
8
1 0 / 1 6
1 0
1 5 K
N J M 2 7 3 4 V ( T E 1 )
Z R 2
V O U T 1
V r e f
V O U T 2
N J M 2 7 3 4 V ( T E 1 )
5
C 2 4 2
C 2 4 5
V C O M
7
1 0 / 1 6
0 . 1 / 1 6 ( B )
A G N D 2
I C 2 0 4
6
A G N D
V r e f
V C C 2
+ 5 A
C 2 4 6
C 2 4 3
V O U T 3
0 . 1 / 1 6 ( B )
+ 5 A
1 0 / 1 6
V O U T 4
V O U T 5
A G N D
V O U T 6
A G N D 1
A G N D
V C C 1
+ 5 A
V +
N J M 2 7 3 4 V ( T E 1 )
N J M 2 7 3 4 V ( T E 1 )
N J M 2 7 3 4 V ( T E 1 )
C 2 4 4
C 2 4 7
4
V O U T 7
0 . 1 / 1 6 ( B )
2
1 0 / 1 6
I C 2 0 4
I C 2 0 4
I C 2 0 4
R 2 2 2
R 2 2 8
V O U T 8
1
1 1
3
7 . 5 K
1 . 8 K
V -
C 2 1 7
A G N D
1 0 0 0 P ( B )
S 3 . 3
S 3 . 3 _ M T
R E S I S T O R
R E M A R K S
Q 2 0 3
N O M A R K
D T A 0 4 4 E U B T L
2
1
A G N D
4 7 K
S W _ N _ M U T E
3
D G N D
IC212, 214: RP132S331B-E2-FE
IC207: TC7SH04FU-TE85L
Voltage regulator
Inverter
NC
VCC
1
5
V
DD
6
A
Y
IN A
2
L
H
GND
3
4
OUT Y
H
L
Vref
Current Limit
Thermal Shutdown
Details of colored lines
CE
4
Red / full line:
Power supply (+)
Red /dashed line:
Power supply (-)
Orange:
Signal detect
Pin No.
Symbol
Description
V
Output Pin
Yellow:
Clock
1
OUT
2
GND
Ground Pin
Green:
Protection detect
3
NC
No Connection
Brown:
Reset signal
4
CE
Chip Enable Pin ("H" Active)
Blue:
Panel key input
5
GND
Ground Pin
6
V
DD
Input Pin
K
L
M
N
O
C B 2 0 1
D I R _ N _ I N T
1 3 4 2 0 3 5 6 0 W 3
D I R _ N _ R S T
G N D
D I R _ N _ C S
1
N C P U _ A D T _ M C K R
N C P U _ A D T _ M C K R
D I R _ M O S I
3
G N D
D I R _ M I S O
5
N C P U _ A D T _ S D R 0
N C P U _ A D T _ S D R O
D I R _ S C K
7
N C P U _ A D T _ W C K R
N C P U _ A D T _ W C K R
9
N C P U _ A D T _ B C K R
N C P U _ A D T _ B C K R
1 1
G N D
1 3
N C P U _ Z _ A U P _ M C K X
1 5
G N D
1 7
N C P U _ Z _ A U P _ B C K X
1 9
N C P U _ Z _ A U P _ W C K X
2 1
N C P U _ Z _ A U P _ S D X 0
2 3
G N D
2 5
+ 3 . 3 D
N C P U _ A U P _ M C K X
N C P U _ A U P _ M C K X
2 7
G N D
2 9
N C P U _ A U P _ B C K X
N C P U _ A U P _ B C K X
3 1
V C C
S E L E C T
N C P U _ A U P _ W C K X
N C P U _ A U P _ W C K X
D I S T _ S E L _ C N T
3 3
S T
1 A
N C P U _ A U P _ S D X 0
N C P U _ A U P _ S D X 0
D S P _ M C K
3 5
4 A
1 B
N C P U _ A U P _ S D X 3
N C P U _ A U P _ S D X 3
3 7
N C P U _ A U P _ S D X 2
4 B
1 Y
N C P U _ A U P _ S D X 2
3 9
N C P U _ A U P _ S D X 1
4 Y
2 A
N C P U _ A U P _ S D X 1
D S P _ N T W K 2
4 1
3 A
2 B
G N D
4 3
3 B
2 Y
A P _ S C L
4 5
3 Y
G N D
A P _ S D A
4 7
+ 3 . 3 V M M C
4 9
D B G _ U A R T _ R X D
D G N D
5 1
I C 2 1 7
G N D
5 3
T C 7 4 V H C 1 5 7 F T ( E L
G N D
+ 5 N E T
5 5
+ 5 N E T
5 7
+ 5 N E T
+ 3 . 3 V M M C
SELECTOR
5 9
0 . 1 / 1 6 ( B )
C 2 5 1
O U T P U T
D G N D
L
D S P O U T P U T S I G N A L S
to NETWORK module
H
D I R O U T P U T S I G N A L S
V C C
G N D
C 2 4 9
R S T
S D A
0 . 1 / 1 6 ( B )
S C L
N C
N C
N C
I C 2 0 9
No replacement part available.
M F I 3 3 7 S 3 9 5 9
D G N D
サービス部品供給なし
N e t w o r k M o d u l e
S 5 . 5
iPod
AUTHENTICATION
R 2 3 8
4 7
I C 2 0 7
T C 7 S H 0 4 F U
D I R _ M C K 1
D I R _ B C K
D I R _ W C K
D I R _ S D 0
to INPUT 3/4
N C P U _ A U P _ S D X 3
N C P U _ A U P _ S D X 2
N C P U _ A U P _ S D X 1
N T W K _ P O N
P _ C O N
+ 1 . 0 H
C 2 5 9
0 . 1 / 1 6 ( B )
1
2
3
4
B D 9 3 2 8 F J
G
I C 2 1 1
8
7
6
5
Z R 1 / Z R 1 / F M T 0
R 2 4 2
+ 3 . 3 D
1 K
M S / A D R / F M T 1
D G N D
M C / S C L / D E M P
M D / S D A / M U T E
S W D A C _ M U T E
S C K
D A T A 1
No replacement part available.
D S P _ N T W K
D G N D
R 2 4 9 2 2
B C K
D S P _ B C K 3
H D M I _ P O N 1
サービス部品供給なし
L R C K
D S P _ L R C K 3
R 2 5 0
2 2
H D M I _ P O N 2
V D D
+ 3 . 3 D
D G N D
D G N D
C 6 8 6
D A T A 2
0 . 1 / 1 6 ( B )
D A T A 3
D A T A 4
D S P _ C / S W 2
M S E L
R 2 3 7
2 2 0 K
D G N D
C A P A C I T O R
R E M A R K S
P A R T S
N A M E
N O
M A R K
E L E C T R O L Y T I C
C A P A C I T O R
P A R T S
N A M E
T A N T A L U M
C A P A C I T O R
C A R B O N
F I L M R E S I S T O R
( P = 5 )
N O
M A R K
C E R A M I C
C A P A C I T O R
C A R B O N
F I L M R E S I S T O R
( P = 1 0 )
C E R A M I C
T U B U L A R
C A P A C I T O R
M E T A L
O X I D E F I L M R E S I S T O R
P O L Y E S T E R F I L M
C A P A C I T O R
M E T A L
F I L M
R E S I S T O R
P O L Y S T Y R E N E
F I L M
C A P A C I T O R
M E T A L
P L A T E R E S I S T O R
M I C A
C A P A C I T O R
F I R E
P R O O F C A R B O N
F I L M R E S I S T O R
P
P O L Y P R O P Y L E N E
F I L M
C A P A C I T O R
C E M E N T
M O L D E D R E S I S T O R
S E M I C O N D U C T I V E C E R A M I C C A P A C I T O R
S E M I
V A R I A B L E
R E S I S T O R
P O L Y P H E N Y L E N E
S U L F I D E
F I L M
S
C H I P R E S I S T O R
C A P A C I T O R
IC215, 218, 219: R1163N501B-TR-FE
IC213, 610: R5527K001D-TR LOAD
CMOS-based manual mode switching LDO regulator
Small, ultra-low RON load switch with a soft-start
VIN
1
4
VOUT
V
1
OUT
V
DD
1
Charge
Soft
Reverse
Pump
Start
Detector
Vref
Current Limit
GND
ON
3
2
GND
2,5
CE
3
Pin No.
Symbol
Description
1
V
IN
Supply Input Pin
Pin No.
Symbol
2
GND
Ground Pin
1
V
DD
3
ON
ON/OFF Control Pin, Active High
2
GND
4
V
Switch Output Pin
OUT
3
CE
4
ECO
5
V
OUT
P
Q
R
S
T
1 0 0 o h m
6
8
E X C 2 4 C H 9 0 0 U
5
7
2
3
4
6
1
4
E T H _ R X _ M
L 2 0 6
8
5
2
E T H _ R X _ P
7
4
4
E X C 2 4 C H 9 0 0 U
E T H _ T X _ M
3
6
3
2
3
E T H _ T X _ P
2
2
8
1
4
G N D
1
L 2 0 5
1
1 0
N C P U _ S P I _ S C K
1 2
N C P U _ S P I _ S C K
N C P U _ S P I _ M O S I
1 4
N C P U _ S P I _ M O S I
C B 2 0 2
N C P U _ S P I _ M I S O
1 6
N C P U _ S P I _ M I S O
H R 9 0 3 1 2 5 C
D G N D
N C P U _ S P I _ N _ C S
N C P U _ S P I _ N _ C S
1 8
G N D
2 0
N C P U _ N _ R S T
2 2
N C P U _ N _ R S T
N C P U _ M U T E 0
2 4
N C P U _ M U T E 0
HS-SW
N C P U _ M U T E 1
D G N D
2 6
+ 5 N E T
+ 5 U S B
N C P U _ R X D
N C P U _ R X D
2 8
N C P U _ T X D
5.0
3 0
N C P U _ T X D
G N D
V I N
V O U T
3 2
N C P U _ N _ I N T
G N D
3 4
N C P U _ N _ I N T
D B G _ U A R T _ T X D
E N
F L G
3 6
V B U S _ P O N
N C P U _ A D T _ M U T E
I C 2 1 6
N C P U _ A D T _ M U T E
3 8
R 5 5 2 4 N 0 0 2 B - T R - F
N C P U _ P H O L D
D G N D
4 0
N C P U _ P H O L D
U S B _ V B U S _ D R V
4 2
V B U S _ D R V
U S B _ V B U S
U S B _ V B U S
4 4
U S B _ D M
U S B _ D M
4 6
U S B _ D P
U S B _ D M
4 8
U S B _ D P
D G N D
5 0
U S B _ D P
5 2
FET
G N D
5 4
9 0 o h m
G N D
D G N D
U B A - 4 R - D 1 4 T - 4 D (
+ 5 N E T
4
3
5 6
I C 6 1 0
+ 5 N E T
R 5 5 2 7 K 0 0 1 D - T R
5 8
5.0
1
2
G
+ 5 N E T
6 0
+ 5 N E T
D G N D
C 6 8 5
D G N D
0 . 1 / 1 6 ( B )
D G N D
D B G _ R X D
D B G _ T X D
R E S E T
+ 3 . 3 V M M C
+ 3 . 3 V M M C
3.3
0 7 F M N - B M T - A - T F T
LDO
+ 5 N E T
+ 5 . 0 D
+ 5 D
+ 5 A
+ 5 . 0 N E T
5.0
I C 2 1 8
5.0
6 k H z
R 1 1 6 3 N 5 0 1 B - T R - F
V D D
V O U T
L 1 0 7
V D D
V O U T
G N D
G N D
G N D
6 8 U H
C E
N C
C E
E C O / E C O
I C 2 1 4
R P 1 3 2 S 5 0 1 D - E 2 - F
D G N D
D G N D
A G N D
+ 1 . 0 H
LDO
LDO
1.0
+ 5 . 0 H
+ 5 . 0 H D M
L 2 0 4
+ 5 H
1 0 U H
I C 2 1 5
5.0
I C 2 1 9
R 1 1 6 3 N 5 0 1 B - T R - F
R 1 1 6 3 N 5 0 1 B - T R - F
V D D
V O U T
V D D
V O U T
G N D
G N D
C E
E C O / E C O
C E
E C O / E C O
D G N D
+ 3 . 3 H
S 5 . 5
S 3 . 3
S 3 . 3
+ 3 . 3 H
3.3
3.3
I C 2 1 2
I C 2 1 3
R P 1 3 2 S 3 3 1 B - E 2 - F
R 5 5 2 7 K 0 0 1 D - T R
V D D
V O U T
V i n
V o u t
G N D
G N D
G N D
O n
N O T I C E
C E
N C
J
U
C
R
T
K
D G N D
D G N D
A
B
G
L
E
V
F
P
S
H
IC217: TC74VHC157FT
IC216: R5524N002B-TR-FE
Quad 2-channel multiplexer
USB high-side power switch
ECO
SELECT 1
1A 2
V
IN
1
5
V
OUT
4
1B 3
1Y 4
2A 5
5
V
OUT
GATE
CURRENT
EN 3
2B 6
CONTROL
LIMIT
2Y 7
GND 8
UVLO
FLG DELAY
4 FLG
THERMAL
2
GND
Reverse Detector
SHUTDOWN
2
GND
Description
Input Pin
Ground Pin
Chip Enable Pin ("H" Active)
MODE Alternative Pin
Output Pin
U
V
W
X
Y
IC201: NJM2753V
3-input/1-output stereo audio selector
2
IN1A
5
CNT1
LOGIC
7
CNT2
IN1B
13
OUTA
IN2A
4
1
11
IN2B
IN3A
6
14
OUTB
9
IN3B
3
+
V
Vref
10
Vref
12
NETWORK
GND
IC204: NJM2734V (TE 1)
4 circuit input/output full swing operational amplifier
A OUTPUT 1
14
D OUTPUT
A
D
A–INPUT 2
- +
+
-
13
D–INPUT
A+INPUT 3
12
D+INPUT
V+ 4
11
GND
B+INPUT 5
10
C+INPUT
- +
+
-
B–INPUT 6
9
C–INPUT
B
C
B OUTPUT
7
8
C OUTPUT
C B 2 0 3
6
1
2
UPDATE
IC205: PCM9211PTR
3
ONLY
4
216-kHz digital audio interface transceiver (DIX) with stereo ADC and routing
5
FILT
43
AUXIN0
AUTO
RXIN7
DIR
RXIN0
DIR
C B 6 0 3
RXIN0
37
20
DOUT
RXIN1
ADC
MAIN
RXIN1
35
PLL
19
OUTPUT
8
RXIN2
AUXIN0
18
RXIN2
33
SCKO/BCK/LRCK
PORT
7
RXIN3
AUXIN1
RXIN3
32
17
6
RXIN4
Lock:DIR
AUXIN2
RXIN4/ASCKIO
31
D G N D
Unlock:ADC
5
RXIN5
Clock/Data
RXIN5/ABCKIO
30
Recovery
RXIN6
4
RXIN6/ALRCKIO
29
RXIN7
28
AUTO
3
RXIN7/ADIN0
DIR
2
RXIN8
Lock
ADC
MPIO_A0
3
Detection
DIT
RXIN9
AUXIN0
MPIO_A1
4
MPIO_A
9
SELECTOR
RXIN10
AUXIN1
MPIO_A2
5
RECOUT0
MPIO_A3
6
RXIN11
AUXIN2
DITOUT
RECOUT1
n o _ u s e
RECOUT0
MPO0/1
15
RECOUT1
SELECTOR
ADC
DITOUT
16
47
VINL
ADC Mode
ADC
VINR
48
Control
VCOM
44
Com. Supply
AUTO
5.0
ADC Standalone
DIR
MPIO_C0
7
11
ADC
MPIO_C1
8
MPIO_B
12
MPIO_C
AUXOUT
SELECTOR
SELECTOR
AUXIN0
MPIO_C2
9
13
AUXIN1
AUXIN2
MPIO_C3
10
AUXIN1
14
AUXIN2
ADC Clock
(SCK/BCK/LRCK)
Divider
XTI
39
OSC
XTO
40
SBCK/SLRCK
XMCKO
Secondary SCK/LRCK
(To MPIO_A)
XMCKO
(To MPIO_A and MPO0/1)
Divider
Divider
Selector
REGISTER
EXTRA DIR FUNCTIONS
MC/SCL
25
SPI/I
2
C
1
Function
DIR CS
DIR
DIR
ERROR DETECTION
MDI/SDA
24
INTERFACE
2
(48-bit)
PC
and
PD
IS
Calculator
Control
Non PCM DETECTION
MDO/ADR0
23
Is Calculator
26
MPIO_A
MS/ADR1
GPIO/GPO
DIT CS
DIR
All Port
Flags
DTS-CD/LD Detection
MPIO_B
Data
(48-bit)
Interrupt
IS
Calculator
Validity Flag
MPIO_C
User Data
Channel Status Data
MPO0
POWER SUPPLY
RST
34
Reset and
BFRAME Detection
MPO1
Mode
ADC
DIR
DIR
ALL
Interrupt System
MODE
27
ANALOG
ANALOG
ANALOG
Set
46
45
42
41
36
38
22
21
VCCAD AGNDAD VCC
AGND
VDDRX
GNDRX
DVDD
DGND
+ 5 H D M
5.0
IC206: PCM1681PWPR
Audio digital-to-analog converter
Output Amp and
DAC
Low-Pass Filter
D G N D
BCK
LRCK
Output Amp and
DAC
Low-Pass Filter
Serial
Input
DATA1 (1, 2)
I/F
DATA2 (3, 4)
Output Amp and
DAC
Low-Pass Filter
DATA3 (5, 6)
DATA4 (7, 8)
8 x
Output Amp and
DAC
Oversampling
Enhanced
Low-Pass Filter
Digital Filter
Multilevel
With
Delta-Sigma
Function
Modulator
Output Amp and
DAC
Controller
Low-Pass Filter
MS/ADR/FMT1
Output Amp and
MC/SCL/DEMP
DAC
Low-Pass Filter
MD/SDA/MUTE
Function
Control
Output Amp and
I/F
DAC
( m o d e l )
Low-Pass Filter
J A P A N
MSEL
Output Amp and
DAC
U . S . A
Low-Pass Filter
C A N A D A
System Clock
G E N E R A L
C H I N A
System Clock
SCK
Zero Detect
Power Supply
K O R E A
Manager
A U S T R A L I A
B R I T I S H
E U R O P E
S I N G A P O R E
S O U T H E U R O P E
T A I W A N
R U S S I A N
L A T I N A M E R I C A
B R A Z I L
T H A I
IC211: BD9328FJ
1ch step-down DC/DC converter
VCC
OPEN
EN
5V
16
Vcc
VREF
OSC
SHUTDOWN
7
VREG
BST
A S G
15
ST
1
B A
14
4A
OCP
13
4B
12V
Y B
VIN
A Y
12
4Y
UVLO
2
B A
11
3A
IBIAS
TSD
10
3B
Y Y B
S
LVS
9
3Y
FB
ERR
DRV
SW
5
3
LOGIC
COMP
SLOPE
PWM
R
LVS
6
SS
8
Soft Start
4
GND
SCKO
BCK
LRCK
DOUT
MPO0
MPO1
MPIO_B0
MPIO_B1
MPIO_B2
MPIO_B3
ERROR/INT0
NPCM/INT1
V
1
OUT
V
2
OUT
V
3
OUT
V
COM
V
4
OUT
V
5
OUT
V
6
OUT
V
7
OUT
V
8
OUT
OUTPUT

Hide quick links:

Advertisement

loading