Table of Contents
Advertisement
EN 46
7.
Q548.1E LA
7.6.3
Connectivity and Compute Subsystem
Refer to
Figure 7-12
for the connectivity and compute
subsystem.
I2C-1
I2C-2
I2C-3
UART-1
UART-2
USB
EJTAG
The Connectivity Subsystem consists of:
•
PCI/XIO interface
•
USB2.0 interface
•
Three 2-wire UARTs
•
Four Master/Slave I
•
Common Interface/Conditional Access Interface.
The Computing Subsystem consists of:
•
32-bit MIPS RISC core
•
Enhanced JTAG (EJTAG) block inside the MIPS
•
JTAG_MMIO blocks
•
TV controller
•
Audio/Video DSP (AV_DSP)
•
Memory Control Unit (MCU).
2009-Apr-03
Circuit Descriptions
PNX8543x
IIC4_DMA
IIC2_DMA
IIC3_DMA
UART1
UART2
USB2.0
JTAG_MMIO
Figure 7-12 PNX8543 connectivity and compute subsystem
2
C interfaces
DDR2-SDRAM
MCU_DDR
MIPS
4KEc
EJTAG
PCI_XIO
CAI
SYSTEM
CONTROLLER
80C51
7.6.4
Service Notice - FLASH RAM / PNX8543 exchange
The FLASH RAM (item 7M00) and/or PNX8543 (item 7600)
can only be exchanged by an authorised central workshop with
dedicated programming tools. Due to the presence of (CI+)
keys in the components, unauthorised exchange of these
components will always result in a defective board.
7.7
Common Interface CI+
Together with this platform, an extension to the Common
Interface (CI) Conditional Access system is added, called CI+.
CI+ or Common Interface Plus is a specification that extends
the Common Interface (DVB-CI) as described in the digital
broadcasting standard DVB.
AVDSP
PCI/XIO
CI/CA
I2C-MC
UART-3
PWMs
GPIOs
18440_205_090226.eps
090226
Hide quick links:
Advertisement
Table of Contents
