Cpu/Mda System Block Diagram - JVC GR-FX15EK Service Manual

Table of Contents

Advertisement

CPU/M.MDA SYSTEM BLOCK DIAGRAM
0 1
MAIN (CPU)
IC103
1
28
CE
(RTC)
3
175
SIO
2
1
SCLK
7
OSCIN
6
OSCOUT
X102
32.768KHz
IC102
(EEPROM)
6
SCK
2
SO
R154
5
176
SI
1
32
CS
Q101,Q102
116
FROM REG
BATTERY
UNREG
CHECK
120
10
TO ASP
SCK3
9
TG/CDS
SO3
SCK3
TO F/Z/I/MDA
SO3
33
V_ASP_CS
TO ASP
V_FF
SCK3
TO
SO3
DSP
34
V_DSP_CS
79
V_PULSE
73
TO
V_FF
74
DSP
V_OVL_A
75
V_OVL_B
16
IRIS O/C
59
IRIS PWM
FROM/TO
41
LENS CS
DSP
4
DSP REST
F/Z/I/MDA
26
LENS CLK
LCD
125
HALL A/D
96
VD H
FROM
CN7
122
DEW_SENSOR
DEW SENS
11
CN13
46
TRIG_SW
10
FROM
115
PHOTO_SW
5
ZOOM UNIT
130
ZOOM_SW
3
71
X101
MAIN SYSTEM
SENSOR
CLOCK
70
(16MHz)
CN2
ROTARY
106
11
ENCODER
107
10
108
12
CASS SW
45
9
REC SAFE SW
92
14
TU_SENS
53
6
SUP SENS
54
8
STR SENS
118
2
END SENS
119
1
TOP OPE UNIT
EJECT SW
CN18
93
10
CN25
PB CTL
27
JIG_CONN.
(ASP)
IC3501
CTL HEAD
CN7
CTL_HED+
40
37
A/C
6
CTL
CTL_HED-
41
35
83
AMP
HEAD
7
(M. MDA)
IC101(CPU)
IC1601 DRUM
RTC CS
AL SI
22
19
DRUM CLK
AL CLK
27
14
DRUM ON
42
58
6
DRUM REF
V
CC
AL SO
EEPROM CS
D_PWR_ON
113
26
DRUM PG
BATT
109
27
DRUM FG
SCK3
SO3
10
V_ASP_CS
35
V_DSP_CS
34
-
+
V_PULSE
V_FF
V_OVL_A
V_OVL_BCD
111
25
CAP_FG
24
IRIS O/C
IRIS PWM
R1610
LENS MDA CS
DSP RST
R1609
LENS MDA CLK
HOLE
C1622
VD
90
CVM DET
84
LOAD F
80
DEW SENS
LOAD R
TRIG SW
PHOTO_SW
ZOOM SW
X1
X2
CAM_SW_A
CAM_SW_B
CAM_SW_C
CAS_SW
REC_SAFE_SW
TUPSENS
SUPSENS
START SENS
EN SENS
EJECT SW
57
CAP REF
REG_3.2V
TO REG
R1617
38
REC CTL
CAP STOP
42
CAP FR
R1618
ROTOR POSI
3
POSITION
DET
START UP
TIMMING
SWITCHING
CONTROL
CONTROL
DET
59
FORWARD
C1617
/STOP
61
OUTPUT
C1618
DRIVE
63
5
48
+
+
-
-
UPPER/LOWER
SATURATION
PREVENTION
2
R1601
R1608
31
R1607
30
C1610
-
-
+
+
C1609
PG AMP
FG AMP
R1605
29
R1606
28
REFERENCE
C1607
VOLTAGE
C1608
-
33
+
WAVEFORM
32
SYNTHEZING
IC1601
CAPSTAN & DRUM
C1611
DRUM MOTOR
IC1601
UNDER LIMIT
CAPSTAN
DET
UPPER VCE
DET
UPPER VCE
DET
LOGARITHMIC
REVERS CONVERSION
&
DIFFERENTIAL
DISTRIBUTION
DIFFERENTIAL
DISTRIBUTION
&
TORQE RIPPLE
COMPENSATION
VB
CONTROL AMP
40
+
39
+
-
+
R1611
R1612
-
41
V
REF
R1613
36
2-26
C1619
8
L FWD
58
AMP
DECODER
9
L REV
DIFF
55
AMP
VB
56
VOLTAGE
CONTROL
IC1601 LOADING
REG_4.8V
REG 3.2V
REG
3.2V
R1626
IC1602
3
R1624
4
+
Q1601
R1621
-
1
R1627
R1625
R1622
DRUM MOTOR
SHORT CIRCUIT
DET
16
SW REG
DRIV
FROM REG
21
MTR_OSC
SW REG
18
DRIV
38
C1612
CAPSTAN
CAPSTAN
UNDER
SHORT CIRCUIT
LIMIT
PROTECTION DET
DET
43
54
DRIVE
53
AMP
52
+
-
V
REF
44
+
45
-
HALL
49
+
INPUT
HG
46
SYNTHES
AMP
-
50
(MATRIX)
+
51
-
R1615
REG_3.2V
R1616
FOR WARD
REVERSE
SELECTION
CN1
7
CENTER
D COIL U
1
2
D COIL U
3
D COIL V
DRUM MOTOR
4
D COIL V
D COIL W
5
6
D COIL W
M
CN1
D PG-
10
D FG-
8
LOADING MOTOR
CN4
1
LOAD FWD
M
2
LOAD REV
(REG)
Q6401
DRM PWR
DRUM
POWER CTL
DRM CTL
M UNREG
F6002
F6001
ADP DC
Q6501
CAP PWR
CAPSTAN
CAP CTL
POWER CTL
CN3
16
C FG+
CAPSTAN MOTOR
C COIL U
13
C COIL U
14
M
11
C COIL V
C COIL V
12
C COIL W
8
C COIL W
9
HG U+
4
7
HG U-
HG V+
2
HG V-
1
HG W+
3
HG W-
10
5
HG BS+
HG BS-
6

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents