JVC XV-N650BEU Service Manual page 22

Table of Contents

Advertisement

5.2
DETAILS AND WAVEFORMS ON SYSTEM TEST AND DEBUGGING
5.2.1 SYSTEM 27MHz CLOCK, RESET, FLASH R/W SIGNAL
1) ZR36888 main clock is at 27MHz (X601)
2) ZR36888 reset is low active.
1-22 (No.YD119)
3.1V, 27MHz
PWR_CTL
Fig.1-1
RESET
3.3VA
RESET
Fig.1-2
3.3VA
PWR_CTL

Advertisement

Table of Contents
loading

Table of Contents