Table of Contents
Advertisement
IC BLOCK DIAGRAM& DESCRIPTION
%.-
IC301 LA9250M (Analog Signal Processor)
L
1
2
3
4
5
6
7
8
9
la
11
1:
13
14
1!
18
4s
47
44
4s
u
4s
42
41
40
. .
L-II
aw'na
Swb
m
as
42
Smw?w
w
Ss
I
17
18
19
20
21222s242s2s
27
'a~~
31 w
No.
Pln Nerna
Function
1
FTN2
Pick+p phofadada Wrme@m @n.Addedto HN!Pintaganerafetha
RF eianef. SUMra3ed frcm FTN1 tin to aenerata the FE sand.
-.
,-
2
FTN1
f%ck+ip pfmta-dadecannecrkx pin.
3
E
WW@lw-ww"m"
'~
'm'dn'og-e
4
F
Pick-fJp phatadicda connection pin.
5
TB
TE signal IX rxs?pcment
inputpin.
6
TE-
PIN whii cmrmectthe TE signal gain setting reeiatw bafwea ftsii pin
and TE dn.
7
TE
TE signal cutpuf @n.
6
TSEI
TES(Treck ErTw Senee)ccmparetor input pin. The TE signal is input
tharcugh a bacd@aa filtw.
1
J
9
Scl
SImck rktdfm
irmuf
tin.
10
TH
Trddng gain time candent setting @n.
11
TA
TA ampfiier output pin.
12
TD-
Pin fw crmf wing the traddrg phase carqwsaticm constant batwem
v
the TDand
Rpm.
13
TD
Traddrg phase carnpsnsatkmsetting@n.
14
JP
Tra%ng ju~
eignal(kkk pulse)ampWude settingph.
15
TO
Trddg
wntrd aQnal auSpuf p in.
16 I
NC
lNoccmadim
17
FD
lFocueingrmtrd signalwtpul pin.
I
I
1
1
19
FA
Pin fw canf@hg the focustig phase carnpenaaticmccmtant the FB
and FA- dns.
21
FE
FE
signaloutput@n.
2?
FE-
Pin whii
c.wmede the
FE signal setting rmietarbatwaaI this pin and
FE ph.
a
'p
Invtiad outputof CLV pin aignd.
24
SFG
12-cM sdtie
rrwda aain aeWIO resistc4cmnnacticm oin.
131
sP-
Isdde dlaae mrfmanaalicm cnnstant dn. akma with
SPD
tin.
I
1231
SPD
lS4-indle cmlrd aianaiauimt oin.
I
.,.,-,.-=.- . . .. ....-.
7 ---—-.
,~
—,,".,
w frequency.
$. -s, ~.
1
No. [ PIN NAME I
Function
23 I
SLOF
ISM servooffccatid infxsl p in.
?3
NC
No
camacfb.
43
TJP
Inpd pin far tracking jump signal frcm DSP.
41
TGL
In UI pin {w tracking gain mntid dgnal frcm DSP. Gain is law where
TgL is hgh.
a
TOFF
In
@n fw fmddng off control signal from DSP. Trecldrg servo is off
P
w an TOFF is hgh.
43
TES
w
@n far TES signal to DSP.
44
HFL
The Hgh Fraquwy Levaf is ussd to dstsrmine wtwfhw the main beam
is paaibanad over a pi of aver the mirrmd surface.
e
CLV
Input @ fw CLV errw signal from DSP.
6
GND
GND
47
RF
RF output@n.
46
RF-
S%I%%%%:'"*"3T-*"
'Mmwpn'
~
I
.qC
l~~i
Levef - d
is an
cuw
@nthstcantid the date dii
ISVaI
used
v the
DSP fw the RF wava-fwm.
1
I .,.
–
50
SLf
Ilrput pin usedby DSP far controlling the date alii level.
51
DEF
Discdefectdefectionoutfxltpin.
S?
DRF
RF level datacticawfput(flefect RF)
S3
'SC
FOCUS s earchamaofhirwcapsdtor outputpin.
I
1
-.
-.
5
'SS
Focue Search Sal@ frxue eaamh mada(+-seerch / + search vs. the
refererwe voltage) switchingpin.
~
Vcc
kc
,. . . .. ..~,..
m hdd capacitormnecfkm pin.
~,t -put
pin.
.,,h;-, # .&"
[
64
I
NC
lNomnrWian.
I
-8-
Advertisement
Table of Contents
