N.A.T. NAT-MCH Technical Reference Manual

Mtca telecom mch module
Hide thumbs Also See for NAT-MCH:
Table of Contents

Advertisement

NAT-MCH HUB-Module PCIe – Technical Reference Manual
NAT-MCH
TCA Telecom MCH Module
Technical Reference Manual V 1.2
HUB-Module PCIe HW Revision 2.3

Advertisement

Table of Contents
loading

Summary of Contents for N.A.T. NAT-MCH

  • Page 1 NAT-MCH HUB-Module PCIe – Technical Reference Manual NAT-MCH TCA Telecom MCH Module Technical Reference Manual V 1.2 HUB-Module PCIe HW Revision 2.3...
  • Page 2 NAT-MCH HUB-Module PCIe – Technical Reference Manual The NAT-MCH HUB-Module PCIe has been designed by: N.A.T. GmbH Konrad-Zuse-Platz 9 53227 Bonn-Oberkassel Phone: +49 / 228 / 965 864 – 0 Fax: +49 / 228 / 965 864 – 10 Internet: http://www.nateurope.com Version 1.2...
  • Page 3: Disclaimer

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Disclaimer The following documentation, compiled by N.A.T. GmbH (henceforth called N.A.T.), represents the current status of the product’s development. The documentation is updated on a regular basis. Any changes which might ensue, including those necessitated by updated specifications, are considered in the latest version of this documentation.
  • Page 4: Table Of Contents

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Table of Contents DISCLAIMER ....................... 3 TABLE OF CONTENTS ..................4 LIST OF TABLES ....................5 LIST OF FIGURES ....................5 CONVENTIONS ....................6 INTRODUCTION ................... 7 OVERVIEW ....................8 ..................8 AJOR EATURES ..................
  • Page 5: List Of Tables

    Table 6: CON2: AMC Connector to 4 tongue – Pin Assignment ........18 Table 7: CON3: Connector to NAT-MCH CLK/BASE-Module – Pin Assignment ....20 Table 8: J1: Connector to optional Root-Complex – Pin Assignment ......21 Table 9: Board Identifier Register ................22 Table 10: PCB Revision Register ................23...
  • Page 6: Conventions

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Conventions If not otherwise specified, addresses and memory maps are written in hexadecimal notation, identified by 0x. The following table gives a list of the abbreviations used in this document: Table 1: List of used Abbreviations...
  • Page 7: Introduction

    10Gigabit Ethernet The features of the individual modules are described in more detail in the corresponding Technical Reference Manuals. A general arrangement of the different modules of a NAT-MCH is shown in the following figure Figure 1: Arrangement of different NAT-MCH Modules...
  • Page 8: Overview

    MCH BASE-Module only)  PCIe x1 and x4 switching function  Connection of fabrics D to G of up to 6 AMCs (NAT-MCH HUB-Module PCIe x24)  Connection of fabrics D to G of up to 12 AMCs (NAT-MCH HUB-Module PCIe x48) ...
  • Page 9: Block Diagram

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 2.2 Block Diagram The following figure shows a block diagram of the NAT-MCH HUB-Module PCIe. Figure 2: Figure 1: NAT-MCH HUB-Module PCIe – Block Diagram (Optional) Root Complex Only on Double-Width MCH Base Module...
  • Page 10: Location Diagram

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 2.3 Location Diagram The following location diagram of the NAT-MCH HUB-Module PCIe shows the position of important components. Figure 3: NAT-MCH HUB-Module PCIe – Location Diagram (top) Heatsink Load Micro- PROM controller Power Supply Osc.
  • Page 11: Board Features

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 3 Board Features The NAT-MCH HUB-Module PCIe is divided into a number of functional blocks, which are described in the following paragraphs. 3.1 PCI Express Switch PLX PEX8748 The NAT-MCH HUB-Module PCIe is equipped with a PLX PEX8748 PCI Express switch, which provides non-blocking switching at full line rate.
  • Page 12: Table 3: Switch Lanes To Amc Port Mapping For X4-Link On A Standard Microtca

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Switch Lanes MCH Fabric D-11 E-11 F-11 G-11 D-12 / Root Complex (opt.) E-12 / Root Complex (opt.) F-12 / Root Complex (opt.) G-12 / Root Complex (opt.) G-10 F-10 E-10 D-10 Table 3: Switch Lanes to AMC port mapping for X4-Link...
  • Page 13: Microcontroller

    Microprocessor and CPU is done by IPMI messages via I²C interface. A configuration EEPROM for the PCIe Switch resides on the NAT-MCH HUB-Module PCIe. This EEPROM can be programmed / updated by the CPU of the NAT-MCH BASE- Module via SPI interface.
  • Page 14: Hardware

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 4 Hardware 4.1 LEDs The NAT-MCH HUB-Module PCIe features 12 green LEDs which reflect the PCIe Link Status. They can take the following states: Table 4: LED State – Link Status LED(1-12) State...
  • Page 15: Connectors

    Figure 5: NAT-MCH HUB-Module PCIe – Connectors (top) Heatsink Figure 6: NAT-MCH HUB-Module PCIe – Connectors (bottom) Please refer to the following tables to look up the pin assignment of the NAT-MCH HUB- Module PCIe. Version 1.2 © N.A.T. GmbH...
  • Page 16: Con1: Amc Connector To

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 4.2.1 CON1: AMC Connector to 3 tongue Table 5: CON1: AMC Connector to 3 tongue – Pin Assignment Pin # MCH-Signal MCH-Signal Pin # RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD TxFD1+...
  • Page 17 NAT-MCH HUB-Module PCIe – Technical Reference Manual Pin # MCH-Signal MCH-Signal Pin # TxFG3+ RxFG3+ TxFG3+ RxFG3- TxFD4+ RxFD4+ TxFD4- RxFD4- TxFE4+ RxFE4+ TxFE4- RxFE4- TxFF4+ RxFF4+ TxFF4- RxFF4- TxFG4+ RxFG4+ TxFG4- RxFG4- TxFD5+ RxFD5+ TxFD5- RxFD5- TxFE5+ RxFE5+ TxFE5-...
  • Page 18: Tongue

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 4.2.2 CON2: AMC Connector to 4 tongue Table 6: CON2: AMC Connector to 4 tongue – Pin Assignment Pin # MCH-Signal MCH-Signal Pin # RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD TxFD7+...
  • Page 19 NAT-MCH HUB-Module PCIe – Technical Reference Manual Pin # MCH-Signal MCH-Signal Pin # TxFG9+ RxFG9+ TxFG9+ RxFG9- TxFD10+ RxFD10+ TxFD10- RxFD10- TxFE10+ RxFE10+ TxFE10- RxFE10- TxFF10+ RxFF10+ TxFF10- RxFF10- TxFG10+ RxFG10+ TxFG10- RxFG10- TxFD11+ RxFD5+ TxFD11- RxFD5- TxFE11+ RxFE5+ TxFE11-...
  • Page 20: Con3: Connector To Nat-Mch Clk/Base-Module

    MISO /SPISEL HUBPCB /RESET HUBPCB CON3 connects to the NAT-MCH CLK-Module; on the CLK-Module these signals are routed via another connector to the NAT-MCH BASE-Module. 4.2.4 JP1: JTAG programming interface The JTAG programming interface is for development use only and not intended to be used by the customer.
  • Page 21: J1: Connector To Optional Root-Complex

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 4.2.5 J1: Connector to optional Root-Complex Table 8: J1: Connector to optional Root-Complex – Pin Assignment Pin # Signal Signal Pin # UP-LNK CON RxFD-UP_LNK_P RxFD-UP_LNK_N TxFD-UP_LNK_P TxFD-UP_LNK_N RxFE-UP_LNK_P RxFE-UP_LNK_N TxFE-UP_LNK_P TxFE-UP_LNK_N RxFF-UP_LNK_P...
  • Page 22: Programming Notes

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 5 Programming Notes 5.1 SPI Interface The SPI interface on the NAT-MCH HUB-Module PCIe can be connected in two different ways. 5.1.1 SPI-Interface – Default mode In Default mode the SPI interface establishes a connection between the CPU on the BASE-Module and the Atmel microcontroller for maintenance purposes, e.g.
  • Page 23: Pcb Revision Register

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 5.3.2 PCB Revision Register The PCB Revision Register contains the revision code of the NAT-MCH HUB- Module PCIe. Table 10: PCB Revision Register PCB Revision - Address 0x01 Default value 0x23 Access Func PCB_REV 5.3.3 Atmel Version...
  • Page 24: Board Specification

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 6 Board Specification Table 12: NAT-MCH HUB-Module PCIe Features Power Consumption 12V / 1.6A max. (only NAT-MCH HUB-Module PCIe x48) Operating Temperature 0°C – +50°C with forced cooling Storage Temperature -40°C - +85°C Humidity 10% –...
  • Page 25: Installation

    The power supply for the NAT-MCH HUB-Module PCIe must meet the following specifications:  +12 V / 1.6 A max. (NAT-MCH HUB-Module PCIe x48 only – in addition to other PCBs of the NAT-MCH). 7.2.3 Automatic Power Up Power ramping/monitoring and power up reset generation is done by the NAT-...
  • Page 26: Statement On Environmental Protection

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 7.3 Statement on Environmental Protection 7.3.1 Compliance to RoHS Directive Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the "Restriction of the use of certain Hazardous Substances in Electrical and Electronic Equipment"...
  • Page 27: Compliance To Ce Directive

    NAT-MCH HUB-Module PCIe – Technical Reference Manual If you have any questions on the policy of N.A.T. regarding the Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the "Restriction of the use of certain Hazardous Substances in Electrical and Electronic Equipment"...
  • Page 28: Known Bugs / Restrictions

    NAT-MCH HUB-Module PCIe – Technical Reference Manual 8 Known Bugs / Restrictions none Version 1.2 © N.A.T. GmbH...
  • Page 29: Appendix A: Reference Documentation

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Appendix A: Reference Documentation [1] ExpressLane PEX_8748-BA 48-Lane, 12-Port PCI Express Gen 3 Multi-Root Switch Data Book v0.85 02Mar11 Version 1.2 © N.A.T. GmbH...
  • Page 30: Appendix B: Document's History

    NAT-MCH HUB-Module PCIe – Technical Reference Manual Appendix B: Document’s History Revision Date Description Author 27.07.2011 initial revision 23.05.2013 Adapted to HW 2.3 Adapted to new layout 24.09.2013 Adaption to new layout completed Typo correction Update Pin Assignment J1 30.06.2014 Update chapter 7.3 RoHS-Directive / REACH...

Table of Contents