D-Board Block Diagram - Panasonic TH-37PWD8BK Service Manual

Progressive wide plasma display
Table of Contents

Advertisement

15.27. D-Board Block Diagram

D
DIGITAL SIGNAL PROCESSOR
FORMAT CONVERTER,
PlASMA AI
SUB-FIELD PROCESSOR
TO J1
D1
IC9002
IC9001
R(M)
P+5V
R/PR(M)
4
G(M)
3.3V
8bit A/D CONVERTER
G/Y(M)
8
+3.3V
B(M)
B/PB(M)
12
HD(M)
8-bit
HD(M)
16
CLAMP
PGA
ADC
VD(M)
VD(M)
18
DPMS_HD
HSYNC
HSYNC
DPMS HD
17
HD,VD,CLP
SYNC
VSYNC
VSYNC
DPMS_VD
SEPA
DPMS VD
20
CLAMP
DTCLK
IIC
IICBUS
TO J5/J6
D5
RX0+(M)
RX0+(M)
2
RX0-(M)
P+5V
IC9031
RX0-(M)
3
RX1+(M)
RX1+(M)
5
LEVEL CONVERTER
RX1-(M)
RX1-(M)
6
VDD
RX2+(M)
5V
3.3V
RX2+(M)
8
RX2-(M)
RX2-(M)
9
RX3+(M)
RX3+(M)
11
RX3-(M)
RX3-(M)
12
RXC+(M)
RXC+(M)
14
RXC-(M)
RXC-(M)
15
RXC+(S)
RXC+(S)
17
RXC-(S)
RXC-(S)
18
RX0+(S)
RX0+(S)
20
RX0-(S)
RX0-(S)
21
RX1+(S)
RX1+(S)
23
RX1-(S)
RX1-(S)
24
RX2+(S)
RX2+(S)
26
RX2-(S)
RX2-(S)
27
RX3+(S)
RX3+(S)
29
IC9951
IC9955
RX3-(S)
3.3V
RX3-(S)
30
+3.3V
+2.5V
P+12V
TO P25
D25
IC9952
IC9954
1.5V
P+12V
1
+1.5V
P+12V
2
+1.2V
P+5V
P+5V
7
STB+5V_M
P+5V
9
Q9951-Q9953
TV_ON/OFF
STB+5V
10
VOLTAGE
STB_ON
CONTROL
F_STBY_ON
13
PS_SOS
PS_SOS
16
TV_ON/OFF
PANEL_MAIN_ON
17
ALL_OFF
ALL_OFF
18
IC9953
STB+5V
STB 3.3V
STB+3.3V
IC9704
2
4
RESET
RESET
2
1
IC9703
SDA1
VCC
5
EEPROM
SCL1
6
64k
IICBUS
P+5V
STB+3.3V
STB+5V
D3
1
9
29
2
4
5
6
7
11
12
13
15
17
19
21
23
25
27
TO J3
TH-37/42PWD8 SERIES
D-Board Block Diagram
CLK
R,G,B
MAIN_VIDEO
24bit
Block
Loop
1.2V
2.5V
3.3V
HD,VD,CLK
CONT.
1.2V
2.5V
3.3V
TX0
3-(M)
LVDS
TX0
3+(M)
RECEIVER
TXC-(M)
Low
Voltage
TXC+(M)
RGB
Differential
Signaling
PICTURE
TX0
3-(S)
OUTPUT
TX0
3+(S)
TTL
TXC-(S)
PARALLEL
TXC+(S)
DATA
HD_M,VD_M
VD
HD
CLK
HD_S,VD_S
SYNC SIGNAL
HD,VD
CONTROL
HD,VD,CLK
CLK
HD,VD
CLP
IC9201
SYNC SIGNAL CONTROL
LVDS RECEIVER
DISCHARGE VOLTAGE CONTROL
TTL S/P
IICBUS
FPGA
SCL2
IIC
DISCHARGE
SDA2
CONT.
CONTROL
CLK
DIN/O
IC9203
2.5V
JTAG
2.5V
3.3V
FPGA PROM
VCC
VCCENT
1.2V
CLK
TDI
TMS
DO
TCK
TDO_PROM
TRST
P5V
P12V
R9813
3.3V
R9811
D9711
R9812
R9823
Q9702
R9820
R9822
P+12V SOS
1.5V
R9816
R9821
R9814
Q9705
D9712
P+3.3V SOS
R9815
Q9703
P+1.5V SOS
P5V
3.3V
R9819
R9817
R9824
D9713
R9818
Q9704
P+5V
SOS
R9825
P+3.3V SOS
STB_ON
PS_SOS
TV_ON/OFF
STB3.3V
IC9711
ALL_OFF
SOUND_MUTE
OR GATE
Q9707
CABLE_DET
A
Y
POWER_STAT
B
RTC_INT
Q9706
KEY_INPUT
STB3.3V
IC9715
5VRXD_TU
VCC
RXD_TU
5V
3.3V
STB3.3V
TXD_TU
5VTXD_TU
DRVRST_5V
VCC
DRVRST
IC9714
LED_R
LED_R
LED_G
LED_G
5V
3.3V
NRST
NRST
NRST
LEVEL CONVERTER
STB+5V
STB+3.3V
28
31
32
35
36
D4
1
2
4
5
6
7
8
9
10
11
12
14
FOR
FACTORY USE
IC9601
SIGNAL PROCESSOR
FORMAT CONVERTER
PLASMA AI
SUB-FIELD PROCESSOR
DIGITAL
PICTURE
I/P ,FORMAT
SIGNAL
CONVERTER
IMPROVER
PROCESSING
R,G,B
MAIN VIDEO
24bit
R,G,B
SUB VIDEO
24bit
CLK
HD,VD
CONT.
HD,VD,CLK
CLK
HD,VD,CLK
L5VDD3.3V
X9501
VDD
20MHz
3.3V
OSD_HD0/VD0
IC9500
IC9602,9603
PPL SYNTHESIZER
64Mbit SDRAM
P+5V
IC9153
CLKM_IN
VCC
SUSTAIN
3.3V
DATA
TIMING
SCAN
VCC
FLASH
AD18-20
IC9151,9152
ROM
LEVEL CONVERTER
ROM
AD18,19
STB3.3V
SOS BLINKING TIMES
P+3.3V SOS:LED 3TIMES
IC9101
P+5V SOS:LED 4TIMES
21
22
48
54
51
53
52
57
29
46
62
FPGA
VDD
CONFIGRATION
P+3.3V SOS
96
P+5V SOS
95
112
STB_ON
94
PS_SOS
20
TV_ON/OFF
2
60
ALL_OFF
A01
9
145
SOUND_MUTE
IC9702
A18
146
88
CABLE_DET
A20
87
POWER_STATUS
IC9701
158
86
RTC_INT
D00
144
FLASH MEMORY
MCU
97
KEY_INPUT
125
RESET
D15
127
108
REMOCON OUT
102
REMOCON IN
105
REMOCON INH
SS_SOS9
92
107
RXD_TU
106
TXD_TU
SC_SOS7
93
16
DRVRST
SC_SOS2
91
109
LED_R
IC9713
110
LED_G
17
NRST
IIC SWITCH
89
VIDEO DATA
18bit
1.5V
3.3V
2.5V
(D8A
D13C)
P+3.3V
FL9601
L5VDD3.3V
1.5V
2.5V
3.3V
G
ODED
1
3
G
2
CLRD
PCD2
VIDEO DATA
LED
PLASMA AI
(D0A
D13C)
DATA
42bit
CLK3
SUB-FIELD
DRIVER
PROCESSOR
CLK2
NRST
RST
3.3V
SCL2
IIC
SDA2
CONT.
IIC
BUS
CLKOUT
VIDEO DATA
24bit
(D0A
D8C)
CLK(CLK0-CLK3)
ODED
CLRD
3.3V
IC9605
PCD1
RESET
LED
LEVEL CONVERTER
VOUT
SUS DATA 6bit
5V
IC9154
NUEL
LEVEL CONVERTER
VCC
UMH
DATA TIMING 8bit
3.3V
5V
UML
USH
SCAN DATA 13bit
3.3V
5V
USL
3.3V
UEH
DA1-12
DB2-12
DC2-12
ROM
AD18-20
TRST
RESET
IC9303
3.3V
FLASH ROM
IC9102
DA1-12
P+5V
DB1-12
DC1-12
LEVEL CONVERTER
VDD
VDD
TDI
TDO
SELECTOR
TMS
TMS
2.5V
3.3V
FLASH MEMORY ACCESS
TCK
TCK
TAP CONTROLLER
INTERFACE
P+5V
FLASH MEMORY
CPU,FPGA
VDD
TDO
TDO
2.5V
3.3V
TRST
STB3.3V
IC9103
LEVEL CONVERTER
CL
CLK
4Mbit
SIU
SID
SCSU
Q9303
CEL2
SS_SOS9
CPH
CEL
SC_SOS7
CEH
SC_SOS2
CSL
CSH
CML
STB5V
P5V
R9843
CMH
D
STB5V
R9873
SC_SOS7
Q9708
SC_SOS2
G
Q9711
S
TH-37PWD8BK
TO C11
D31
23
D11-D16
D21-D26
42
D31-D36
16
ODED
17
CLRD
18
PCD2
19
LED
20
CLK3
21
CLK2
44
DRV_RST
52
P+5V
55
P+5V
RST
45
+5VDET
Q9301
D32
TO C21
D41-D46
8
D51-D56
D61-D66
34
D71-D76
36
ODED
37
CLRD
38
PCD1
39
LED
CLK1
40
CLK1
CLK0
41
CLK0
44
SS_SOS9
46
NUEL
47
UMH
48
UML
49
USH
50
USL
51
UEH
6
DRV_RST
1
P+5V
3.3V
4
P+5V
RST
5
+5VDET
Q9302
FOR
D10
FACTORY USE
SL0
10
CONFIG_SEL0
SL1
9
CONFIG_SEL1
SL2
8
CONFIG_SEL2
TDI
5
TDI
TDO
4
TDO
TMS
3
TMS
TCK
2
TCK
TRST
6
TRST
AD20
7
32MFLASHMSB
P+5V
D20
TO SC20
1
P+5V
2
CL
3
CLK
4
SIU
6
SID
7
SCSU
8
CEL2
9
CPH
13
CEL
14
CEH
17
CSL
18
CSH
19
CML
20
CMH
11
SC_SOS7
12
SC_SOS2
TH-37/42PWD8 SERIES
D-Board Block Diagram

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents