Diagrams; Ic Pin Descriptions - Sony CDX-MP70 Service Manual

Table of Contents

Advertisement

CDX-MP70

4-1. IC PIN DESCRIPTIONS

• IC5 CXD9684R-004 (AUDIO INTERFACE) (SERVO BOARD)
Pin No.
Pin Name
1
RESET
2
MIMD
3
AD0
4
AD1
5
MIDIO
6
MICK
7
AD2/MIACK
8
VDDT
9
SDO
10
AD3/BCKO
11
AD4/LRCKO
12
SDI0
13
BCKIA
14
LRCKIA
15
AD5/SDI1
16
CE/BCKIB
17
OE/LRCKIB
18
VDD
19
STANDBY
20
VSS
21
VSSL
22
VRAL
23
LO
24
VDAL
25
VDAR
26
RO
27
VRAR
28
VSSR
29
TESTP
30
CKS
31
AD12/PO0
32
AD11/PO1
33
AD10/PO2
34
AD9/PO3
35
VDDT
36
AD8/PO4
37
AD7/PO5
38
AD6/PO6
39
PO7
40
VSS
41
AD13/FI0
42
AD14/FI1
43
WR/FI2
44
AD16/FI3
45
AD15/IRQ
46
IO0/PI0
47
IO1/PI1
48
VSS
49
IO2/PI2
50
IO3/PI3
51
IO4/PI4
14
SECTION 4

DIAGRAMS

I/O
I
Reset input
I
CPU interface mode select signal
I
CPU interface chip select signal
I
CPU interface latch pulse signal
I/O
CPU interface data input/output
I
CPU interface clock signal
I
CPU interface acknowledge signal
Power supply pin (+3.3 V)
O
Data output
O
Bit output
O
LR clock output
I
Data input 0
I
Bit clock input A
I
LR clock input A
I
Data input 1
I
Bit clock input B
I
LR clock input B
Power supply pin (+2.5 V)
I
Standby mode control signal
Ground
Ground for DAC Lch
Reference voltage pin for DAC Lch
O
DAC Lch output
Power supply pin (+2.5 V) for DAC Lch
Power supply pin (+2.5 V) for DAC Rch
O
DAC Rch output
Reference voltage pin for DAC Rch
Ground for DAC Rch
I
Test pin
I
VCO select signal
O
Address output 0
O
Address output 1
O
Address output 2
O
Address output 3
Power supply pin (+3.3 V)
O
Address output 4
O
Address output 5
O
Address output 6
O
Address output 7
Ground
I
Flag input 0
I
Flag input 1
I
Flag input 2
I
Flag input 3
I/O
External interrupt signal
I
Data input 0
I
Data input 1
Ground
I
Data input 2
I
Data input 3
I
Data input 4
Pin Description

Advertisement

Table of Contents
loading

Table of Contents