Sony HCD-EA20 Service Manual page 76

Cd/dvd receiver
Table of Contents

Advertisement

HCD-EA20
QQ
3 7 63 1515 0
• IC901 CXP973064-232R (MECHANISM CONTROLLER)(DMB03 BOARD)
Pin No.
Pin Name
1
NO USE
2
SDEN
DOCTRL/
3
ISBTEST
4
XPST 2753
5
SDA EEP
6
MNT1
7
FCS JMP 1
8
FCS JMP 2
9
SENS CD
10
CDSP2
11
CDSP4
12
XCS DVD
13
VSS
14 to 21
D0 to D7
22
INIT0 DVD
23
INIT1 DVD
24
MSCK SAMBA
25
XRST 1882
26
SCOR
27
LAT CD
TE
L 13942296513
28
LD ON
29
MIRR
30
COUT CD
31
INLIM
32
CS ZIVA
33
SI ZIVA
34
SO ZIVA
35
SCK ZIVA
36
DRVIRQ
37
DRVRDY
38
RST
39
VSS
40
XTAL
41
EXTAL
42
VDD
43, 44
SLED A, SLED B
45
SCK DSD
46
SDOUT DSD
47
SDIN DSD
48
READY DSD
49
DATA CD
50
CLOK CD
www
51
XMSLAT
52
SQSO
53
MUTE DSD
.
54
SQCK
55
VSS
56
CONTROL 4
76
http://www.xiaoyu163.com
I/O
O
Not used
O
Serial data enable signal output to DVD/CD RF amplifier
Digital out on/off control signal output to the digital signal processor
O
"L": digital out off, "H": digital out on
O
Reset signal output for DSD decoder
I/O
Two-way data bus with the EEPROM
I
EEPROM ready signal input from the DVD decoder
O
Focus jump 1 signal output to the motor/coil driver
O
Focus jump 2 signal output to the motor/coil driver
I
Internal status (SENSE) signal input from the digital signal processor
O
Loading motor drive signal (loading in direction) output terminal
O
Loading motor drive signal (loading out direction) output terminal
O
Chip select signal output to the DVD decoder
Ground terminal (digital system)
I/O
Two-way data bus with the DVD decoder
I
Interrupt signal input from the DVD decoder
I
Interrupt signal input from the DVD decoder
O
Serial data transfer clock signal output to the DSD decoder
O
Reset signal output to the DVD decoder "L": reset
I
Subcode sync (S0+S1) detection signal input from the digital signal processor
O
Serial data latch pulse signal output to the digital signal processor
Laser diode on/off control signal output to the DVD/CD RF amplifier
O
"L": laser diode off, "H": laser diode on
I
Mirror signal input from the digital signal processor
I
Numbers of track counted signal input from the digital signal processor
I
Detection signal input from limit in switch The optical pick-up is inner position when "H"
O
Chip select signal output to the DVD system processor
I
Serial data input from the DVD system processor
O
Serial data output to the DVD system processor
O
Serial data transfer clock signal output to the DVD system processor
O
Interrupt request signal output to the DVD system processor
O
Ready signal output to the DVD system processor
I
System reset signal input from the DVD system processor "L": reset
Ground terminal (digital system)
I
System clock input terminal (20 MHz)
O
System clock output terminal (20 MHz)
Power supply terminal (+3.3V) (digital system)
O
Sled motor drive signal output
O
Output terminal for offset adjustment of APEO
O
Serial data output to the DSD decoder
I
Serial data input from the DSD decoder
I
Ready signal input from the DSD decoder "L": ready
O
Serial data output to the digital signal processor
O
Serial data transfer clock signal output to the digital signal processor
O
Serial data latch pulse signal output to the DSD decoder
I
Subcode Q data input from the digital signal processor
x
ao
y
O
Muting on/off control signal output to the DSD decoder "H": muting on
i
O
Subcode Q data reading clock signal output to the digital signal processor
Ground terminal (digital system)
I
Disc tray in detection signal input terminal Not used
http://www.xiaoyu163.com
8
Description
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents