Table of Contents
Advertisement
Advanced Chipset Features
DRAM Timing By SPD
This item allows you to select the value in this field, depending
on whether the board has paged DRAMs or EDO (extended data
output) DRAMs.
The choices: Enabled, Disabled.
DRAM Clock
This item allows you to control the DRAM speed.
The choice: Host Clock, HCLK-33M.
SDRAM Cycle Length
This field sets the CAS latency timing.
The choices: 3, 2.
50 PCM-6892 User Manual
Hide quick links:
Advertisement
Table of Contents
