Cpu Configuration; Chipset - Asus M4N68T-M User Manual

Asus computer hardware user manual
Hide thumbs Also See for M4N68T-M:
Table of Contents

Advertisement

2.4.2

CPU Configuration

The items in this menu show the CPU-related information that the BIOS automatically
detects.
GART Error Reporting [Disabled]
This option should remain disabled for the normal operation. The driver developer may
enable it for testing purpose. Configuration options: [Disabled] [Enabled]
Microcode Updation [Enabled]
Enables or disables Microcode Updation. Configuration options: [Disabled] [Enabled]
Secure Virtual Machine Mode [Disabled]
Enables or disables Secure Virtual Machine Mode (SVM). Configuration options: [Disabled]
[Enabled]
Cool 'n' Quiet [Enabled]
Enables or disables the AMD
[Disabled]
2.4.3

Chipset

NorthBridge Configuration
Memory Configuration
Bank Interleaving [Disabled]
Allows you to enable the bank memory interleaving. Configuration options: [Disabled]
[Auto]
Channel Interleaving [XOR of Address bit]
Allows you to enable the channel memory interleaving.
Configuration options: [Disabled] [Address bits 6] [Address bits 12]
[XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]]
Enable Clock to All DIMMs [Disabled]
Enables unused Clocks to DIMMs even though memory slots are not populated.
Configuration options: [Disabled] [Enabled]
MemClk Tristate C3/ATLVID [Disabled]
Allows you to enable or disable MemClk Tri-Stating during C3 and Alt VID.
Configuration options: [Disabled] [Enabled]
Memory Hole Remapping [Enabled]
Allows you to enable or disable memory remapping around memory hole.
Configuration options: [Disabled] [Enabled]
DCT Unganged Mode [Always]
Allows you to select the unganged DRAM mode (64-bit width).
Configuration options: [Auto] [Always]
Power Down Enable [Disabled]
Allows you to enable or disable DDR power down mode.
Configuration options: [Disabled] [Enabled]
2-12
Cool 'n' Quiet technology. Configuration options: [Enabled]
®
Chapter 2: BIOS information

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents