Cif Camera; Camera Bus Interface; Camera Flash Trigger - Siemens SXG 75 Service Repair Documentation

Hide thumbs Also See for SXG 75:
Table of Contents

Advertisement

13.2 CIF camera

The CIF camera module is the ADCM-1700-1002 from Agilent. The module is mounted in socket
X1900. The camera is powered from the VREG_CAM2 (2.85V) supply. This is provided from
regulator N1900.
The regulator is enabled when the MSM6250 control line CAM2_PWR_EN is taken high.
The camera is also set-up via the I2C bus (I2C_SDA, I2C_SDA). The camera module address is
0x51. Again, the camera specification supports the I2C bus being active while the camera is
powered-down.

13.3 Camera bus interface

Both cameras are interfaced to a single dedicated MSM6250 camera interface. The MSM6250
interface is switched between one of the two cameras with the 74ALVC16244A camera bus
Switches (D1900, D1901). The bus to the Mpix camera is activated by taking the CAM1_SEL_N line
low. The bus to the CIF camera is activated by taking the CAM2_SEL_N line low. Only one camera
may be selected at any time.
The camera bus switches are powered from VREG_MSMP (2.6V). They also perform the function of
level-shifting the 2.85V camera logic to VREG_MSMP (2.6V) levels.
The camera bus is a standard CCIR656 based interface, with signals as shown below:
Signal (2MPix
Signal (MSM6250)
Camera)
CAM1_DATA(7:0
CAMIF_DATA(7:0)
)
CAMIF_DSP_CLK
CAM1_DSP_CLK
CAMIF_PCLK
CAM1_PCLK
CAMIF_VSYNC
CAM1_VS
CAMIF_HSYNC
CAM1_HS

13.4 Camera flash trigger

An optional flash for use with the mega pixel camera can be clipped onto the phone's accessory
connector.
The flash accessory specification is detailed in the Clip On Flash Product Specification V0.6. The
flash accessory needs to be triggered by the phone. The trigger signal for the flash accessory is
generated on the DCD/CLK pin of the accessory connector. The specification emphasises the need
for the flash to illuminate all camera pixels when they are all sensitive.
Technical Documentation
TD_Repair_L3_SXG75_R1.0.pdf
Signal (CIF
Camera)
CAM2_DATA(7:0)
Data output from camera
CAM2_DSP_CLK
Master clock to camera
CAM2_PCLK
Pixel clock from camera
CAM2_VS
Synchronisation pulse from camera
CAM2_HS
Synchronisation pulse from camera
Company Confidential
2006©BenQ
Release 1.0
Function
Page 60 of 73
01/2006

Advertisement

Table of Contents
loading

Table of Contents