Advertisement
Pin 51
- Supply Voltage, Digital Circuitry
Pin 52
- Ground, Digital Circuitry
Digital Circuitry Input Reference
Pin 53
- Main Clock Input
This is the input for the line-locked clock signal. The fre-
quency can be 27, 32, or 40.5 MHz.
Pin 54...61
- Picture Bus Luma
The Picture Bus Luma lines carry the digital luminance
data.
Pin 62
- Line-Locked Clock Input
This is the reference clock for the single frequency input
sync signals required in a FIFO application. The frequency
can be 13.5, 16, or 20.25 MHz.
Pin 63
- Sync Signal Input
This pin gets the horizontal sync information. Either single
or double horizontal frequency or VGA horizontal sync sig-
nal.
Pin 64
- Sync Signal Input
This pin gets the vertical sync informatoion. Either single
or double vertical frequency or VGA vertical sync signal.
VSUPD*
GNDD*
LLC2(53)
Y0...Y7
LLC1
HS
VS
Pin 65, 66
- Crystal Output / Input
These pins are connectecd to an 5-MHz crystal oscillator.
The security unit for the HOUT signal uses this clock sig-
nal as reference.
2
Pin 67
-
I
C
Data Input/Output
2
Via this pin the
I
C
the DDP 3310B.
2
Pin 68
-
I
C
Clock Input
Via this pin, the clock signal for the
plied. The signal can be pulled down by an internal tran-
sistor.
* Application Note :
All ground pins should be connected separeately with
short and low-resistive lines to a central power supply
ground. Accordingly, all supply pins should be connected
separately with short and low-resistive lines to the power
supply. Decoupling capacitors from VSUPP to GNDP,
VSUPD to GNDD, and VSUPO to GNDO are recom-
mended to be placed as closely as possible to the pins.
26
IC description
XTAL2 / XTAL1
SDA
- bus data are written to or read from
SCL
2
-bus will be sup-
I
C
Advertisement
