Main Board (9 Of 15) Schematic Diagram - Panasonic TH-37LRT12U Service Manual

TH-32LRT12U-A * TH-37LRT12U/M/A

12.10. Main Board (9 of 15) Schematic Diagram

Flash Interface
9 B639
) % % ( $'
5
.
- 3
) / $6+ B6'
) / $6+ B&( 1 : 3
- 3
5
I2C to GPIOs
) B 9
& &
X) X) 9
8
3&$
$9 B69B' ( 7( &7
3
$9 B69B' ( 7( &7
,1 7 3
$9 B69B' ( 7( &7
3
6' $B 9 5
6' $ 3
6&/ B 9 5 ( ( 35 2 0 B: 3
6&/ 3
3
6' 395 B* 3,2
3
6' 395 B35 ( 9,( :
3
= =
=0 0 & 9 =0 0 & 9 6' 395 B5 ( &
3
3
,5 B6: ,7&+
$ 3
,5 B6: ,7&+
$ 3
' 79B&+ % 8 ) ( 5
$ 3
' 79B&+ % 8 ) ( 5
3
&2 0 3 B&$5 ' B6( /
3
32 : ( 5 B2 1
3
MAIN BOARD PCB-657-D (9/15)
!
IR Interface
9B6%
9 B6%
'
&2 1
1 & 0 % 5 ;
73 32 : ( 5 B. ( <
73
73 / ( ' B*
73 / ( ' B5
73 5
73
73
% $6( 3 P P & =
X) + =. $
KEY Interface
9 B639
73 &
73 X) 5 .
73 6$5 ,1
&2 1
% $6( 3 P P
&
X)
TH-32/37LRT12
Main Board (9 of 15) Schematic Diagram
$
9 B) / $6+
7; ' B
&
5 5
. X) . 5 ; ' B
&1
&( 9' '
+ 2 / ' 8 $5 7B( 1 1 B
62 + 2 / '
) / $6+ B6&. 5 1 & 8 $5 7B( 1 1 B
: 3 6&.
) / $6+ B6'
* 1 ' 6,
; ; ; ; ; 1 &
' ,3
3
3
3
3
9B6%
73
) B 9 5 1 & . 8 $5 7B( 1 1 5 1 & .
73 5 1 & . 6' 395 B35 ( 9,( :
73 5 1 & . 8 $5 7B( 1 1 5 .
73 ,5 B6: ,7&+ 5 .
5 . ,5 B6: ,7&+
73
5 ( 6( 7 73 5 . $9 B69B' ( 7( &7
5 . $9 B69B' ( 7( &7
5 . $9 B69B' ( 7( &7
' 79B&+ % 8 ) ( 5 5 .
73 ' 79B&+ % 8 ) ( 5 5 .
73 5 . ( ( 35 2 0 B: 3 5 .
KEY,IR & MISC
) B 9
5
.
' 79B. ( <B&+
' 79B&+ % 8 ) ( 5 5 . 4 ' 79B&+ % 8 ) ( 5 5
6&
9 B6%
,5
6$5 ,1
9B6%
9 B6% 5
.
=
+ =. $ 5 5
. .
4
6.
5 5
3 ,5
5 1 &
EEPROM
9 B639
&
X)
8
9&& $
: 3 $
( ( 35 2 0 B6&/ 5
6&/ $
( ( 35 2 0 B6' $ 5
6' $ * 1 '
/ & 62
9 B639
5 . ( ( 35 2 0 B6' $
5 . ( ( 35 2 0 B6&/
%
9B6%
8
9&&
<
7; '
< =
<
<
<
5 ; '
< =
<
<
6
6 9( (
,( * 1 '
+ &
8 $5 7B( 1 1 B
8 $5 7B( 1 1 B
8 $5 7B( 1 1 B
8 $5 7B( 1 1 B
7; ' B
7; ' B
5 ; ' B
5 ; ' B
IIC level shift circuit
9 B6%
9 B6%
5
.
5
'
0 % 5 ; .
SCHOTTKY DIODE 4
6.
6&/ B 9 5
5 1 &
6' $B 9 5
5 5
'
0 % 5 ; .
SCHOTTKY DIODE
9 B6%
) B 9
5
9 B639
.
IO Trap
' 79B. ( <B&+
. 4 <Trap0> ) / $6+ B6&. 5 .
6&
) / $6+ B&( 1 5 .
<Trap1>
) / $6+ B6' 5 ( 6( 71
3 ) / $6+ B6' 5 ( 6( 71 3
) / $6+ B&( 1
3 ) / $6+ B&( 1
) / $6+ B6&.
3 ) / $6+ B6&.
) / $6+ B6'
3 ) / $6+ B6'
7; ' 6$5 ,1
3 7; ' 6$5 ,1 3
5 ; ' 6$5 ,1
3 5 ; ' 6$5 ,1 3
3&B7; '
3 3&B7; '
3&B5 ; '
3 3&B5 ; '
' 79B,5
' 79B,5 3
6&/ B 9
3 6&/ B 9
6' $B 9
3 6' $B 9
,5 B' $7
6&/ B 9
3 6&/ B 9
6' $B 9
3 6' $B 9
( ( 35 2 0 B6&/
3 ( ( 35 2 0 B6&/
( ( 35 2 0 B6' $
3 ( ( 35 2 0 B6' $
$9 B69B' ( 7( &7
$9 B69B' ( 7( &7 3
/ ( ' B* $9 B69B' ( 7( &7
3 / ( ' B*
$9 B69B' ( 7( &7 3
/ ( ' B5 $9 B69B' ( 7( &7
3 / ( ' B5 $9 B69B' ( 7( &7 3
' 79B. ( <B&+
' 79B. ( <B&+ 3
8 $5 7B( 1 1 ' 79B. ( <B&+
3 8 $5 7B( 1 1 ' 79B. ( <B&+ 3
( ( 35 2 0 B: 3
( ( 35 2 0 B: 3 3
6' 395 B* 3,2
3 6' 395 B* 3,2
6' 395 B35 ( 9,( : 8 $5 7B( 1 1
3 6' 395 B35 ( 9,( : 8 $5 7B( 1 1 3
6' 395 B5 ( &
3 6' 395 B5 ( &
5 ( 6( 7
3 5 ( 6( 7
6&/ B,63
3 6&/ B,63
6' $B,63
3 6' $B,63
32 : ( 5 B. ( <
3 32 : ( 5 B. ( <
&
48
9 B639
Hardware Reset
$ G G RQ H G L RG H W R G L VFKD U JH ID V W H U
0 R G L IL H G E\ 0 R Q O R Q J .
4
( 0 5
62 7 1 & . ' 4
9 B639
1 & / / 1 & 1
5 . 5 ( 6( 71 5 1 & .
%
6 2 7
&
5 1 & .
(
6: 62 7
&
1 & X) 9
5
6: B 3 5 ( 6( 71
5 HVHW
PC to WT ISP Circuit
9B6%
8
9&&
<
5 6&/ B,63 3&B7; '
< =
9B6%
<
.
<
<
5 5 6' $B,63 3&B5 ; '
< =
<
. .
<
8 $5 7B( 1 1
6
6&/ B 9 5 8 $5 7B( 1 1
6 9( (
,( * 1 '
4
+ &
6.
6' $B 9
S1 S0 OUTPUT
1 & 0 0 0
0 1 1
6&/ B,63 5 1 & 3&B7; '
6' $B,63 5 1 & 3&B5 ; '
1 0 2
1 1 3
9B6%
IRDA Switch
5 5
8
1 & . 1 & .
9&&
<
< =
<
,5 B' $7
<
<
' 79B,5 B 5 ,5 B' $7
< =
<
<
,5 B6: ,7&+ S1 S0 OUTPUT
6
,5 B6: ,7&+
6 9( (
,( * 1 '
0 0 CARD-IR
1 & + &
0 1 DTV-IR
' 79B,5 5 ' 79B,5 B
1 0 LCDTV MAIN-IR
=
1 1 NC
1 & =0 0 & 9
9 B6%
&2 1
73
73 5 6 B7;
73 5 6 B5 ;
73
9 B6%
73 5 6 B' ( 7( &7
5
+ ( $' ( 5 .
5 6 B7;
5 6 B5 ;
5 6 B' ( 7( &7
TH-32/37LRT12
Main Board (9 of 15) Schematic Diagram
' (
5 6 B7; 3
5 6 B5 ; 3
5 6 B' ( 7( &7 3