Table of Contents
Advertisement
M
X
4
6
-
5
3
3
V
/
M
M
X
4
6
-
5
3
3
V
/
M
S
S
M
M
B
B
u
u
s
s
(
(
S
S
y
y
s
s
t
t
e
e
m
m
M
M
SMBus is also called I2C bus. It is a two-wire bus developed for component communication (especially for semiconductor IC). For example,
set clock of clock generator for jumper-less motherboard. The data transfer rate of SMBus is only 100Kbit/s, it allows one host to
communicate with CPU and many masters and slaves to send/receive message.
S
P
D
(
S
e
r
i
a
l
P
r
e
s
e
n
S
P
D
(
S
e
r
i
a
l
P
r
e
s
e
n
SPD is a small ROM or
EEPROM
and chip parameters. SPD can be used by
U
l
t
r
a
D
M
A
U
l
t
r
a
D
M
A
Ultra DMA (or, more accurately, Ultra DMA/33) is a protocol for transferring data between a hard disk drive through the computer's data
path (or bus) to the computer's random access memory (RAM). The Ultra DMA/33 protocol transfers data in burst mode at a rate of
33.3MB/s, twice as fast as the previous
by the Quantum corporation, makes of hard disk drives, and Intel, makes of chipset that support computer bus technology. Ultra DMA
support in your computer means that it will boot (start) and open new applications more quickly. It will help users of graphic-intensive and
applications that require large amounts of access to data on the hard disk drive. Ultra DMA uses Cyclical Redundancy Checking (CRC),
offering a new level of data protection. Ultra DMA uses the same 40-pin IDE interface cable as PIO and DMA.
16.6MB/s x2 = 33MB/s
16.6MB/s x4 = 66MB/s
16.6MB/s x6 = 100MB/s
X
4
6
-
5
3
3
M
a
x
X
4
6
-
5
3
3
M
a
x
a
a
n
n
a
a
g
g
e
e
m
m
e
e
n
n
t
t
B
B
u
u
s
s
)
)
c
e
D
e
t
e
c
t
)
c
e
D
e
t
e
c
t
)
device resided on the
DIMM
BIOS
to decide best timing for this DIMM or RIMM.
Direct Access Memory (DMA)
or RIMM. SPD stores memory module information such as DRAM timing
interface. Ultra DMA was developed as a proposed industry standard
98
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
Hide quick links:
Advertisement
Table of Contents
