Table of Contents
Advertisement
M
X
3
6
C
E
M
X
3
6
C
E
S
M
B
u
s
(
S
y
s
t
e
m
M
S
M
B
u
s
(
S
y
s
t
e
m
M
SMBus is also called I2C bus. It is a two-wire bus developed for component communication (especially for semiconductor IC).
For example, set clock of clock generator for jumper-less motherboard. The data transfer rate of SMBus is only 100Kbit/s, it
allows one host to communicate with CPU and many masters and slaves to send/receive message.
S
P
D
(
S
e
r
i
a
l
P
r
e
s
e
S
P
D
(
S
e
r
i
a
l
P
r
e
s
e
SPD is a small ROM or
EEPROM
timing and chip parameters. SPD can be used by
U
l
t
r
a
A
T
A
U
l
t
r
a
A
T
A
UltraATA (or, more accurately, UltraATA/33) is a protocol for transferring data between a hard disk drive through the computer's
data path (or bus) to the computer's random access memory (RAM). The UltraATA/33 protocol transfers data in burst mode at a
rate of 33.3MB/s, twice as fast as the previous
industry standard by the Quantum corporation, makes of hard disk drives, and Intel, makes of chipset that support computer bus
technology. UltraATA support in your computer means that it will boot (start) and open new applications more quickly. It will help
users of graphic-intensive and applications that require large amounts of access to data on the hard disk drive. UltraATA uses
Cyclical Redundancy Checking (CRC), offering a new level of data protection. UltraATA uses the same 40-pin IDE interface
cable as PIO and DMA.
16.6MB/s x2 = 33MB/s
16.6MB/s x4 = 66MB/s
16.6MB/s x6 = 100MB/s
a
n
a
g
e
m
e
n
t
B
u
s
)
a
n
a
g
e
m
e
n
t
B
u
s
)
n
c
e
D
e
t
e
c
t
)
n
c
e
D
e
t
e
c
t
)
device resided on the
BIOS
Direct Memory Access (DMA)
DIMM
or RIMM. SPD stores memory module information such as DRAM
to decide best timing for this DIMM or RIMM.
interface. UltraATA was developed as a proposed
93
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
Advertisement
Table of Contents
