Usb; Ide Support - Intel D915GUX Specification

1.6.1.4 Configuration Modes
A list of supported modes for the Intel GMA900 graphics controller is available as a downloadable
document.
For information about
Supported modes for the D915GUX board
Supported modes for the D915GHA board

1.6.2 USB

The boards support up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and
EHCI-compatible drivers.
The ICH6 provides the USB controller for all ports. The port arrangement is as follows:
•
Four ports are implemented with dual stacked back panel connectors adjacent to the audio
connectors
•
Four ports are routed to two separate front panel USB connectors

NOTE
Computer systems that have an unshielded cable attached to a USB port may not meet FCC
Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the
requirements for full-speed devices.
For information about
The location of the USB connectors on the back panel
The location of the front panel USB connectors

1.6.3 IDE Support

The board provides five IDE interface connectors:
•
One parallel ATA IDE connector that supports two devices
•
Four serial ATA IDE connectors that support one device per connector
1.6.3.1 Parallel ATE IDE Interface
The ICH6's Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The
Parallel ATA IDE interface supports the following modes:
•
Programmed I/O (PIO): processor controls data transfer.
•
8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
•
Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates
of up to 33 MB/sec.
•
ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of
up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
•
ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH6's ATA-100
logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.
Refer to
http://www.intel.com/design/motherbd/ux/ux_prdoc.htm
http://www.intel.com/design/motherbd/ha/ha_prdoc.htm
Product Description
Refer to
Figure 16, page 56
Figure 17, page 58
25