Pci Interrupt Routing Map - Intel BOXD945GCZL Technical Product Specification

Product specification
Table of Contents

Advertisement

Intel Desktop Board D945GCZ Technical Product Specification
Table 15.

PCI Interrupt Routing Map

PCI Interrupt Source
ICH7 LAN
PCI bus connector 1
PCI bus connector 2
IEEE-1394a controller
(optional)
NOTE
In PIC mode, the ICH7 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6,
7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique
interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the
PIRQ lines to be connected to the same IRQ signal. Refer to Table 14 for the allocation of PIRQ
lines to IRQ signals in APIC mode.
PCI interrupt assignments to the USB ports, Serial ATA ports, and PCI Express ports are dynamic.
52
ICH7 PIRQ Signal Name
PIRQA
PIRQB
PIRQC
PIRQD
PIRQE
PIRQF
INTA
INTD
INTA
INTC
INTB
INTA
PIRQG
PIRQH
INTB
INTC
INTA
INTD

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Boxd945gczlrD945gcz

Table of Contents