Advanced Chipsets Features - TYAN TRINITY I875P User Manual

Trinity i875P S5101
3.4 – Advanced Chipsets Features
In Advanced Chipset Features, you will be abled to adjust many of the chipset special features.
Phoenix – AwardBIOS CMOS Setup Utility
DRAM Timing Selectable
CAS Latency Time
Active to Precharge Delay
DRAM RAS# to CAS# Delay
DRAM RAS# Precharge
Memory Frequency For
System BIOS Cacheable
Video BIOS Cacheable
Delay Prior to Thermal
AGP Aperture Size (MB)
Init Display First
DRAM Data Integrity Mode
↑↓←→: Move Enter: Select +/-/PU/PD: Value F10: Save ESC: Exit F1: General Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
DRAM Timing Selectable:
Select SPD setting SDRAM timing by SPD.
Manual / By SPD
CAS Latency Time:
This setting defines the number of cycles after a read command until output starts.
2 / 2.5 / 3
Active to Precharge Delay:
This item controls the number of DRAM clocks used for DRAM parameters.
8 / 7 / 6 / 5
DRAM RAS# to CAS# Delay:
This field lets you insert a timing delay between the CAS and RAS strobe signals, used when
DRAM is written to, read from, or refreshed.
4 / 3 / 2
DRAM RAS# Precharge:
This item controls the idle clocks after issuing a precharge command to the DRAM.
4 / 3 / 2
Advanced Chipset Features
[By SPD]
[2] _________________________
[8]
[4] Menu Level ►
[4]
[Auto]
[Enabled]
[Disabled]
[16 Min]
[128]
[AGP]
[ECC]
3-10
http://www.tyan.com
Chapter 3: BIOS Setup
Item Help