Platform Environment Control Interface (Peci); Introduction; Tcontrol And Tcc Activation On Peci-Based Systems - Intel E8200 - Cpu Core 2 Duo 2.66Ghz Fsb1333Mhz 6M Lga775 Tray Datasheet

Data sheet
Hide thumbs Also See for E8200 - Cpu Core 2 Duo 2.66Ghz Fsb1333Mhz 6M Lga775 Tray:
Table of Contents

Advertisement

Thermal Specifications and Design Considerations
5.3

Platform Environment Control Interface (PECI)

5.3.1

Introduction

PECI offers an interface for thermal monitoring of Intel processor and chipset
components. It uses a single wire, thus alleviating routing congestion issues. PECI uses
CRC checking on the host side to ensure reliable transfers between the host and client
devices. Also, data transfer speeds across the PECI interface are negotiable within a
wide range (2 Kbps to 2 Mbps). The PECI interface on the processor is disabled by
default and must be enabled through BIOS. More information can be found in the
Platform Environment Control Interface (PECI) Specification.
5.3.1.1
T
CONTROL
Fan speed control solutions based on PECI utilize a T
processor IA32_TEMPERATURE_TARGET MSR. The T
temperature format as PECI though it contains no sign bit. Thermal management
devices should infer the T
should utilize the relative temperature value delivered over PECI in conjunction with the
T
CONTROL
fan control diagram using PECI temperatures.
The relative temperature value reported over PECI represents the delta below the onset
of thermal control circuit (TCC) activation as indicated by PROCHOT# assertions. As the
temperature approaches TCC activation, the PECI value approaches zero. TCC activates
at a PECI count of zero.
Figure 18.
Conceptual Fan Control Diagram on PECI-Based Platforms
Datasheet
and TCC activation on PECI-Based Systems
CONTROL
MSR value to control or optimize fan speeds.
CONTROL
CONTROL
value as negative. Thermal management algorithms
Figure 18
value stored in the
MSR uses the same offset
shows a conceptual
85

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents