Qualified Vendors Lists (QVL)
DDR2-800 MHz capability
Size
Vendor
1G
HY
HYMP512U64AP8-S6 AA
2G
Apacer
78.A1GA0.9K4
512MB
ADATA
M20AD6G3H3160I1E58
1G
VDATA
M2GVD6G3I4170I1E53
1G
PSC
AL7E8F73C-8E1
DDR2-1066 MHz capability
Size
Vendor
512MB
Kingston
KHX8500D2/512
512MB
Kingston
KHX8500D2K2/1GN
1G
Kingston
KHX8500D2K2/2GN
1G
Qimonda
HYS64T128020EU-19F-C
1G
Corsair
CM2X1024-8500C5
1G
Corsair
CM2X1024-8500C5D
512MB
ADATA
M2OMIDG3H3160INC5Z
1G
ADATA
M2OMIDG314720INC5Z
1G
OCZ
OCZ2N10662GK
1G
GEIL
M016E2864T2AGXAKT7G330520
•
Due to AM2+ CPU limitation, only one DDR2 1066 DIMM is supported per
channel. When four DDR2 DIMMs are installed, all DIMMs run at 800MHz
frequency by default for system stability.
•
The default DIMM frequency depends on its Serial Presence Detect (SPD),
which is the standard way of accessing information from a memory module.
Under the default state, some memory modules for overclocking may
operate at a lower frequency than the vendor-marked value.
SS - Single-sided / DS - Double - sided
DIMM support:
•
A*: Supports one module inserted into any slot as Single-channel memory
•
B*: Supports one pair of modules inserted into either the yellow slots or the
•
C*: Supports four modules inserted into both the yellow slots and the black
Visit the ASUS website for the latest DDR2-533/667/800/1066MHz QVL.
ASUS V4-M3N8200
Model
CL
N/A
5
N/A
N/A
5
Model
CL
N/A
N/A
N/A
6
N/A
5
5
5
N/A
5
configuration.
black slots as one pair of Dual-channel memory configuration.
slots as two pairs of Dual-channel memory configuration.
Brand
SS/
DS
Hynix
DS
HY5PS12821AFP-S6
Apacer
DS
AM4B5808CQJS8E0740E
ADATA
SS
AD29608A8A-25EG80720
VDATA
DS
VD29608A8A-25EG30647
PSC
SS
A3R1GE3CFF734MAA0E
Brand
SS/
DS
Kingston
SS
Heat-Sink Package
Kingston
SS
Heat-Sink Package
Kingston
DS
Heat-Sink Package
Qimonda
DS
HYB18T512800CF19FFSS24313
Corsair
DS
Heat-Sink Package
Corsair
DS
Heat-Sink Package
ADATA
SS
Heat-Sink Package
ADATA
DS
Heat-Sink Package
OCZ
DS
Heat-Sink Package
Micron
DS
7KD22D9GMH
Component
DIMM support
A*
Component
DIMM support
A*
·
·
·
·
·
·
·
·
·
·
B*
C*
·
·
·
·
·
·
·
·
·
·
B*
C*
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
2-11