Servo Processor (Tc9201Bf) - Kenwood DP-3010 Service Manual

Compact disc player
Hide thumbs Also See for DP-3010:
Table of Contents

Advertisement

DP-3010
CIRCUIT DESCRIPTION
7. Servo Processor TC9201BF (X32-1400-10:IC)
The TC9201BF is an LS! developed for Pick-uc Search and
Search Control, Disc Motor CLV Servo Contvai and MPU
incoming/outgoing command interface of the CD Player.
When combined with the TA8101N Servo I< (Bi-polar IC)
and the TC9200BF
Data Processor (CMOS -SI) a simple
but powerful Servomechanism
can be cons:ructed with
the use of very few external components.
@ Equipped with an Internal Digital PLL Circu <
®@ With Four CPU Command
Lines, a Clock Line and Ac-
knowledge
Line (Total: six lines) all infe-mation pro-
cessing is made possible.
@ Automatic Adjustment of Focus and Tracking Gain is
made possible.
@ The selection of Search Control for Finding Song Begin-
nings is possible when in any mode.
7.1/ Block Diagram
(S) SEL
FCSI
(@) FBRK
VREF
Servo Status
Signal Processor
RST
TES1
TES2
TES3
BUSO
BUS1
CD Bus Controt
Clock Generator
BUS2
BUS3
BUCK
bA/CO
xo
ckem
@)
ckam
©)
coFS
wock
SsPDA
@)
Data
Processor
ese,
x
w
uw
w
©
C4
scoA
&)
e@ Uses the Auto Kick Search Method which is essential
for queing and reviewing.
@ Equipped
with an Internal AFC and APC Circuits for
Disc Motor CLV Servo.
®@ Equipped with an internal Feed Motor Control Circuit
® Lead Timing is free with the use of a Two Block RAM
Buffer for the Subcode QO Data
TESH TEOF TGUH TGUL TKIC
DFCT
FEL2
TELI
TEL2
FMFB
FMGU
FMON
VREF
Vpp2
DMFC
CLV Motor
Servo Control
DMPC
DMON
EFM!
SUP
SLN
PLCK
0)-——!)
()
eo
g
x
x
a
ad
®
8
9
5
8
2
5
8
2
8
&
&
7-2. Pin Configuration
Port name
DP-3010
CIRCUIT DESCRIPTION
Operation
4MCK
4M Clock Output Pin. f = 4.2336 MHz (X'tal Divided)
RST
Reset input Pin. Normally "H" or OPEN (When "L" System Reset)
LDC
SLP
Control Signa! Output Pin for the Laser Diode Drive Circuit
ELM Signal Direct Input Pin
SLN
|
|
i
|
ELM Signal Inverse Output Pin
EFM!
i ELM Signa! Input Pin
FCSt
| Focus Actuator Drive Signal Polar Command Output Pin
ZCL2
i Internal DA Converter Output Pin 2
O]oO/sf
ala
a;wpyr)
2ZC2
+
External Comparator Output Signal Input Pin 2
ZCL1
a
Internal DA Converter Output Pin 1
ZC1
External Comparator Output Signal input Pin 1
SEL
T Pick-up Servo Mode Command Signal Output Pin
VR
+
, Internal DA Converter Power Pin. +2.2 V (VREF)
FEL1, FEL2
! Analog Switch for Focus Gain Output Pin
TEL1, TEL2
} Anaiog Switch for Tracking Gain Output Pin
FBRK
FKIC
i
Focus Actuator Brake Signa! Output Pin
Focus Actuator Drive Signal Output Pin
TKIC
i
ie)
| Tracking Actuator Kick Signal Output Pin
23
24
25
26
27
DFCT
TGUH
Vop
ie)
| Defect Detection Pin. Only in Normal Play from the PU Output Signal Defect is Detected. During Detection VR2
| becomes Electric Potential. (Normally: "Hi-2")
fe)
| Tracking Servo Loop for Mid and High Range Phase Compensation Mechanism Switching Analog Switch Output
' Pin
Power {+5
V}
TGUL
TESH
TEOF
Tracking Servo Loop for Low Range Gain Switching Analog Switch Output Pin
» Tracking Error Signal for Sample Hold Anatog Switch Input Pin
Analog Switch Output Pin for Tracking Servo Operation ON/OFF
FMON
Analog Switch Output Pin for Sending Servo Operation ON/OFF
28
DMFC
' AFC Output Pin for Disc Motor CLV Servo
29
DMPC
| APC Output Pin for Disc Motor CLV Servo
30
DMON
; Analog Switch Output Pin for Disc Motor Drive Circuit Gain Switching
31
FMGU
: Anaiog Switch Output Pin for Sending Servo Loop Gain Switching
32
VR2
: Pick-up Servo Circunt, Disc Servo Circuit Reference Power Pin +2.2 V (VreF)
33
FMFB
Control Signat Output Pin for Feed Motor Forward/Backward Movernent
34
Vob2
Pick-up Servo Circuit, Disc Servo Circuit Power Pin. 2 x VR2
35
84MK
1 8M Clock Input Pin. f = 8.4672 MHz (Xtal Divided)
36
WOCK
: Clock Input Pin for Incoming/Outgeing Control Data
37
COFS
i Revision Mode Frame Synchronizing Signal Input Pin f = 7.35 kHz
38
SPDA
| Serial input Pin for Status Signal
39
SCDA
Serial Output Pin for Contro} Data
40
TES3
Test Pin (Normally "L"}
41
SGS
PLL Circuit Selection Pin. When "H" Analog PLL Circuit and "L" Digitai PLL Circuit Selectton
42
PD
Phase Comparison Signal Output Pin for the PLL
[BeRescate
43
x-O
Crystal Resonator Connection Pin. The Crysta! Resonator provides the System with the desired Ciock Frequency.
44
x1
Crystat Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency.
45,46
TES2. TES1
| Test Pin (Pull-up Resistor included) Normally "H" or OPEN
47
Dout
EFM Signal Output Pin
48
a ep
PUCK
Bit Clock Output Pin
45

Advertisement

Table of Contents
loading

Table of Contents