Table of Contents
Advertisement
MAIN BOARD IC805 BU9408KS2 (DSP)
Pin No.
Pin Name
1
DVDDPLL
2
FILT1
3
DGNDPLL
4
FILT2
5
SCANTEST
6
I2CADR
7
SCL
8
SDA
9
DGNDIO1
10
RESETB
11
DVDDCOR1
12, 13
MUTE1B, MUTE2B
14
MUTE3B
15
AGNDDA1
16
AOUTR1
17
AOUTL1
18, 19
AVDDDA1, AVDDDA2
20
AOUTR2
21
VREFDA
22
AOUTL2
23
AGNDDA2
24
ERR1_LRC
25
ERR2_BCK
26
DATASO
27
DATAMO
28
BCKO
29
LRCKO
30
AMCLKO
31
SPDIFO
32
DGNDIO2
33
XI
34
XO
35
DVDDIO
36
ANATEST
37
DVDDCOR2
38
DVDDREG
39
LDOPOFF
40
DGNDREG
41
LRCKI1
42
BCKI1
43
DATAI1
44
LRCKI2
45
BCKI2
46
DATAI2
47
LRCKI3
48
BCKI3
49
DATAI3
50
LRCKI4
51
BCKI4
52
DATAI4
I/O
-
Power supply terminal (+3.3V)
-
Filter connection terminal for the PLL
-
Ground terminal
-
Filter connection terminal for the PLL
I
Digital test signal input terminal
-
IIC slave address selection terminal
I
IIC serial data transfer clock signal input from the system controller
I
IIC serial data input from the system controller
-
Ground terminal
I
Reset signal input from the system controller
-
External capacitor connection terminal
I
Muting on/off control signal input from the system controller
I
Muting on/off control signal input terminal
-
Ground terminal
O
Audio data (Rch) output terminal
O
Audio level detection signal output to the system controller
-
Power supply terminal (+3.3V)
O
Audio data (Rch) output terminal
I
Reference voltage(+1.65V) input terminal
O
Audio data (Lch) output terminal
-
Ground terminal
O
L/R sampling clock signal output to the sample rate converter
O
Bit clock signal output to the sample rate converter
O
Audio data output to the sample rate converter
O
Audio data output to the D/A converter
O
Bit clock signal output to the D/A converter
O
L/R sampling clock signal output to the D/A converter
O
Master clock signal output to the D/a converter
O
S/PDIF signal output terminal
-
Ground terminal
I
System clock input terminal (24.576 MHz)
O
System clock output terminal (24.576 MHz)
-
Power supply terminal (+3.3V)
I
Analog test signal input terminal
-
External capacitor connection terminal
-
Power supply terminal (+3.3V)
I
Internal regulator POFF signal input terminal
-
Ground terminal
I
L/R sampling clock signal input from the wireless LAN module
I
Bit clock signal input from the wireless LAN module
I
Audio data input from the wireless LAN module
I
L/R sampling clock signal input from the A/D converter
I
Bit clock signal input from the A/D converter
I
Audio data input from the A/D converter
I
L/R sampling clock signal input from the CD-MP3 processor
I
Bit clock signal input from the CD-MP3 processor
I
Audio data input from the CD-MP3 processor
L/R sampling clock signal input from the USB driver (G2NiP)
I
L/R sampling clock signal input from the multi plexer (G2BNiP)
Bit clock signal input from the USB driver (G2NiP)
I
Bit clock signal input from the multi plexer (G2BNiP)
Audio data input from the USB driver (G2NiP)
I
Audio data input from the multi plexer (G2BNiP)
HCD-G2BNiP/G2NiP
Description
Not used
Not used
"L": reset
"L": muting on
Not used
Not used
Not used
Not used
Not used
Not used
Not used
61
Advertisement
Table of Contents
