Supermicro X10DRS-2U User Manual page 88

Table of Contents

Advertisement

Chapter 4: AMI BIOS
 PCIe/PCI/PnP Configuration
PCI Latency Timer
Use this item to configure the PCI latency timer for a device installed on a PCI bus.
Select 32 to set the PCI latency timer to 32 PCI clock cycles. The options are 32,
64, 96, 128, 160, 192, 224, and 248 (PCI Bus Clocks).
PCI PERR/SERR Support
Select Enabled to support PERR (PCI/PCI-E Parity Error Runtime Reporting)/SERR
(System Error Runtime Reporting) for a PCI/PCI-E slot. The options are Enabled
and Disabled.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G
Address. The options are Enabled and Disabled.
SR-IOV (Available if the system supports Single-Root Virtualization)
Select Enabled for Single-Root IO Virtualization support. The options are Enabled
and Disabled.
Maximum Payload
Select Auto for the system BIOS to automatically set the maximum payload value
for a PCI-E device to enhance system performance. The options are Auto, 128
Bytes, and 256 Bytes.
Maximum Read Request
Select Auto for the system BIOS to automatically set the maximum size for a read
request for a PCI-E device to enhance system performance. The options are Auto,
128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.
ASPM Support
Use this item to set the Active State Power Management (ASPM) level for a PCI-E
device. Select Auto for the system BIOS to automatically set the ASPM level based
on the system configuration. Select Disabled to disable ASPM support. The options
are Disabled and Auto.
Warning: Enabling ASPM support may cause some PCI-E devices to fail!
MMIOHBase
Use this item to select the I/O base memory size according to memory-address
mapping for the PCH chip. The options are 56T, 48T, 24T, 2T, 512G, and 256G.
4-21

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10drs-3uX10drs-4u

Table of Contents