Sharp XL-30V Service Manual page 54

Video cd micro system
Table of Contents

Advertisement

XL-30V
IC802 VHiTC9490F/-1: Servo/Signal Control (TC9490F) (2/2)
Pin No.
Port Name
39
AVDD3
40
FMO
41
DMO
42
VSS3
43
VDD3
44
TESIN
45
XVSS3
46
XI
47
XO
48
XVDD3
49
DVSS3
50*
RO
51
DVDD3
52
DVR
53*
LO
54
DVSS3
55*
ZDET
56
VSS5
57-60
BUS0-BUS3
61
BUCK
62
/CCE
63
/RST
64
VDD5
Note:
Al/F:
Analogue input/output terminal
3-51/F: 3-5 interface built-in terminal (5 V system input/output terminal)
31/F:
3V system input/output terminal
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
DVss
RO
DV
DD3
DVR
LO
DVss
ZDET
Vss
BUS0
BUS1
BUS2
BUS3
BUCK
/CCE
/RST
V
DD5
Input/Output
Analog 3.3 V power terminal.
Output
Feed equalizer output terminal.
Output
Disc equalizer output terminal.
Digital GND terminal.
Digital 3.3 V power terminal.
Input
Test input terminal. Normally fixed to "L".
GND terminal for system clock oscillation circuit.
Input
System clock oscillation circuit input terminal.
Output
System clock oscillation circuit output terminal.
3.3 V power terminal for system clock oscillation circuit.
GND terminal for DA converter
Output
R channel data normal output terminal.
3.3 V power terminal for QA converter.
Reference voltage terminal.
Output
L channel data normal output terminal.
DA converter unit GND terminal.
Output
1 bit DA converter 0 detection flag output terminal.
GND terminal for microcomputer interface.
Input/Output
Data input/output terminal for microcomputer interface.
Input
Clock input terminal for microcomputer interface.
Input
Chip enable signal input terminal for microcomputer interface. When "L", BUS3-0 is active.
Input
Reset signal input terminal. When reset, "L".
5V power terminal for microcomputer interface.
48
47
46
45
44
49
3
Clock
50
Generator
51
LPF
52
1-bit
DAC
53
54
3
55
56
5
57
58
59
60
Audio
61
Output Circuit
62
63
64
1
2
3
4
5
Figure 54 BLOCK DIAGRAM OF IC
43
42
41
40
39
38
37
PWM
Servo
Control
ROM
Digital equalizer
Address
automatic adjusting
Circuit
RAM
circuit
CLV Servo
16 k
RAM
Synchronized signal
protection
EFM demodulation
Digital
Out
Subcode
Demodulation
Circuit
6
7
8
9
10
11
12
– 54 –
Function
36
35
34
33
TEZI
32
-
31
TEI
D/A
30
SBSD
FEI
29
A/D
-
RFRP
28
27
RFZI
-
26
RFCT
25
AV
DD3
24
RFI
Data
Slicer
23
SLCO
22
AV
SS3
VCO
21
VCOF
20
PV
REF
19
LPFO
PLL
TMAX
+
18
LPFN
17
TMAX
13
14
15
16

Advertisement

Table of Contents
loading

Table of Contents