Table of Contents
Advertisement
KX-PRX120W/KX-PRXA10W
GIO
[2]
[2]
[2]
[2]
[2]
[2]
[2,3] RTC_GPIO_2V8
POWER
AVDD28_TLDO
AVDD28_TLDO_SW
MC3DA3
MC3DA2
MC3DA1
MC3DA0
MC3CMD_BB
MC3CLK_BB
U1001-E
E10
RTCCLK_O
F10
RTCCLK
VRTC
G9
VCCRTC
C1001
0402
G7
CLDO
100nF
AVSSRTC
CLDO
G5
DVDD
E6
DVDD
C9
DVDD
C1029
C1030
0402
NC
100nF
0402
G6
DVSS
F7
DVSS
C10
DVSS1
MT6628Q_WLCSP
[2]
EINT1_WIFI
[2]
EINT14_GPS
[2]
DAIRST
VBAT
U1001-A
(I MAX_450mA)
L2
AVDD55_MISC
0603 C1003
(I MAX_10mA)
K1
4.7uF
AVSS55_MISC
C1007 1uF
L1
VREF
100nF
0402
C1004
(I MAX_10mA)
J3
AVDD25_V2P5NA
0402
(I MAX_5mA)
L5
AVDD28_PLL
C1010
0402
1uF
G2
AVDD25_V2P5
AVDD25
_V2P5
(I MAX_10mA)
K5
(I MAX_5mA)
AVSS28_PLL
(I MAX_300mA)
K3
AVDD55_SMPS
C1009
0603
4.7uF
J4
AVSS55_SMPS
(I MAX_300mA)
J1
(I MAX_100mA)
[8]
AVDD28_TLDO
C1017
0402
1uF
(I MAX_10mA)
H1
[8]
AVDD28_TLDO_SW
C1016
0402
1uF
buck input current loop (K3 and J4 ) keep as short as possible
AVSS55_SMPS (J4) connect to bypass cap first and to GND
VDD1V8_PMU
(IO Level)
(MSDC IO Level)
UART_RTS
UART_CTS
UART_RXD
UART_TXD
I2S_CLK
I2S_WS
I2S_DATA_OUT
PCM_CLK
PCM_OUT
PCM_SYNC
PCM_IN
H2
AUX_REF
F1
RF_I_CAL
G3
PMU_EN
H3
PMU_DSB
AVDD17_CLDO_IN
(I MAX_200mA)
J2
(I MAX_300mA)
L3
LXBK
LQM2HPN2R2MG0 (2.2uH)
CLDO
K2
buck output current loop keep as short as possible
(I MAX_200mA)
L4
WFLDO
MT6628Q_WLCSP
(I MAX_300mA)
72
VDD28_PMU
If DVDDIO_SDIO=1.8V, please change SDIO driving
level from level_0 to level_4 by SW.
0402
0402
C1031
C1032
100nF
100nF
10K
R1024
D9
E9
0402
F9
UTXD3
[2]
E8
URXD3
[2]
F8
I2S1_CK
[2]
E7
I2S1_WS
[2]
D7
I2S1_DAT
[2]
A10
[11]
PCMCLK
B10
PCMIN
[11]
D10
PCMSYNC
[11]
A9
PCMOUT
[11]
GPIO_6620_PWR_EN
[2]
R1019
1M
L1002
AVDD17_SMPS
C1044
4.7uF
0603
CLDO
C1042
1uF
0402
WFLDO
C1043
2.2uF
0402
Advertisement
Table of Contents
Troubleshooting
