Sony SAT-W60 Service Manual page 39

8 7
D
LAB
C2113 C2114 C2115
C 10UF 0.1UF 0.01UF
2 0 % 2 0 % 2 0 %
10V 50V 50V
C E R M C E R M C E R M
1210 8 0 5 8 0 5
VCXO1\I
12.2880MHZ
EMPTY C2125
12PF
5 %
B
A
8 7
All manuals and user guides at all-guides.com
6 5
LAB
C2101 C2102 C2103 C2104
10UF 0.1UF 0.01UF 1.5NF
2 0 % 2 0 % 2 0 % 2 0 %
10V 50V 50V 50V
C E R M C E R M C E R M C E R M
1210 8 0 5 8 0 5 8 0 5
VCXO0\I
Y2102
12.2727MHZ
+ 3 _ 3 V
EMPTY TH
C2111
12PF
5 %
C2116 C2117
1.5NF 470PF
2 0 % 2 0 %
50V 50V
C E R M C E R M
8 0 5 8 0 5
U2104
V C C
8 XTUNE
2X 1
4X 5
FS6182
R2117
3 XIN 1X 6
Y2103
33 5 %
4 XOUT 6 0 3
G N D
SOIC
TH EMPTY
C2126
12PF
5 %
+ 3 _ 3 V + 3 _ 3 V
R2102
1
4.7K R2103
5 %
4.7K
1/16W
5 %
TK 6 0 3
2
6 0 3
FS0
3
FREQ. SETTING
1 = 8 3 M H Z
0 = 6 0 M H Z
TITLE=BLK_CLK
A B B R E V = C L K
LAST_MODIFIED=Sun Jun 18 12:59:25 2000
6 5
4
+ 3 _ 3 V
C2105
470PF
2 0 %
50V
C E R M
8 0 5
U2101
R2101
V C C
33 5 %
8 XTUNE 1/16W
1
2X 1
2
4X 5
FS6182 3 TK
3 XIN 1X 6 N.C. 6 0 3
4 XOUT
G N D
SOIC
EMPTY
C2112
12PF
5 %
L2105
B K 2 1 2 5 H S 7 5 0
L2107
B K 2 1 2 5 H S 7 5 0
Y2101 U2102
25.6MHZ
V D D AVDD
2
X1 CLK0
C2123 H C - 4 9 - S M - C C2124
3
15PF 15PF X2 CLK1
W 1 4 3
5 % 5 %
CLK2
W E B S Y S
CLK3
6
FS0
14
SS CLK4
15
S L O W _ N
CLK5
+ 3 _ 3 V + 3 _ 3 V 13 S S O N _ N
G N D A G N D
SOIC
1 1
R2104 R2105
4.7K 4.7K
5 % 5 %
6 0 3 6 0 3
2 2
SS S S O N _ N
C L O C K G E N E R A T O R S
3 3
S P R E A D S P E C T R U M % SPREAD SPECTRUM ENABLE
This document contains privileged or otherwise legally protected
1=1.875% 1=OFF (FIXED FREQUENCY)
information.
0=0.6% 0=ON (SCHMOO'D) than the recipient is not authorized.
or otherwise use this document unless you are an authorized
representative of a named recipient.
DRAWING
SET:
ENGINEER:
4
3 2
VID_PIX4XCLK\I
L2104
B K 2 1 2 5 H S 7 5 0
VID_REF_CLK\I
L2108
B K 2 1 2 5 H S 7 5 0
AUD_CLK\I
AUD_REF_CLK\I
+ 3 _ 3 V
C2118 C2119 C2120 C2121
470PF 1.5NF 0.01UF 0.1UF
2 0 % 2 0 % 2 0 % 2 0 %
50V 50V 50V 50V
C E R M C E R M C E R M C E R M
1
8 0 5 8 0 5 8 0 5 8 0 5
7
R2108
8
22 5 % 6 0 3
R2109
9
22 5 % 6 0 3
R2110
12
22 5 % 6 0 3
R2111
16
N.C. 22 5 % 6 0 3
R2112
22 5 % 6 0 3
EQUALIZE THESE LENGTHS, EXCEPT FOR SYS_CLK:
SYS_CLK SHOULD EQUALIZE UP TO, BUT NOT INCLUDING,
THE SERPENTINE TRACE ON SOLO2 PAGE 1.
C WEBTV NETWORKS, INC. 1999
Disclosure of this information to anyone other
You may not read, copy,
E L M E R C L O C K
BLOCK: DATE:
MFULLER APPROVED:
3 2
1
D
C
B
LAB
C2122
10UF
2 0 %
10V
C E R M
1210
SYS_CLK\I
CPU_CLK\I
FUD_CLK\I
MEM_CLK<0>\I
MEM_CLK<1>\I
A
REVISION: 0.0
B L O C K
PAGE: 1 of 1
REVISION:
PVT
SET
2 5 3 7
PAGE: of
1