Table of Contents
Advertisement
AD8195
AD8195ACPZ (HDMI : U1022)
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AD8195ACPZ Terminl Function
Table 6. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10, 16, 22, 23, 25, 26, 30
11
12
13
14
15
17
18
19
20
21
24, 27, 37, Exposed Pad
28
29
31
32
AD8195ACPZ Block diagram
IN0
1
IN0
1
PIN 1
IP0
2
INDICATOR
PIN 1
IP0
2
INDICATOR
IN1
3
IN1
3
IP1
4
IP1
4
VTTI
5
IN2
6
VTTI
5
(Not to Scale)
IP2
7
IN2
6
IN3
8
IP2
7
IP3
9
IN3
8
AVCC
10
IP3
9
AVCC
10
NOTES
1. THE AD8195 LFCSP HAS AN EXPOSED PAD ON THE UNDERSIDE OF
THE PACKAGE THAT AIDS IN HEAT DISSIPATION. THE PAD MUST BE
ELECTRICALLY CONNECTED TO THE AVEE SUPPLY PLANE IN ORDER
TO MEET THERMAL SPECIFICATIONS.
NOTES
1. THE AD8195 LFCSP HAS AN EXPOSED PAD ON THE UNDERSIDE OF
Figure 3. Pin Configuration
THE PACKAGE THAT AIDS IN HEAT DISSIPATION. THE PAD MUST BE
ELECTRICALLY CONNECTED TO THE AVEE SUPPLY PLANE IN ORDER
TO MEET THERMAL SPECIFICATIONS.
Mnemonic
Type
1
Description
IN0
HS I
High Speed Input Complement.
IP0
HS I
High Speed Input.
IN1
HS I
High Speed Input Complement.
IP1
HS I
High Speed Input.
VTTI
Power
Input Termination Supply. Nominally connected to AVCC.
IN2
HS I
High Speed Input Complement.
IP2
HS I
High Speed Input.
IN3
HS I
High Speed Input Complement.
IP3
HS I
High Speed Input.
AVCC
Power
Positive Analog Supply. 3.3 V nominal.
ON0
HS O
High Speed Output Complement.
OP0
HS O
High Speed Output.
VTTO
Power
Output Termination Supply. Nominally connected to AVCC.
ON1
HS O
High Speed Output Complement.
OP1
HS O
High Speed Output.
ON2
HS O
High Speed Output Complement.
OP2
HS O
High Speed Output.
ON3
HS O
High Speed Output Complement.
OP3
HS O
High Speed Output.
COMP
Control
Power-On Compensation Pin. Bypass to ground through a 10 μF capacitor.
AVEE
Power
Negative Analog Supply. 0 V nominal.
TX_EN
Control
High Speed Output Enable Parallel Interface.
PE_EN
Control
High Speed Preemphasis Enable Parallel Interface.
CEC_OUT
LS I/O
CEC Output Side.
AMUXVCC
Power
Positive Auxiliary Buffer Supply. 5 V nominal.
Rev. 0 | Page 6 of 20
PARALLEL
VTTI
+
4
IP[3:0]
–
4
IN[3:0]
EQ
HIGH SPEED
VREF_IN
SCL_IN
2
SDA_IN
CEC_IN
LOW SPEED
30 AVCC
30 AVCC
29 PE_EN
29 PE_EN
28 TX_EN
28 TX_EN
27 AVEE
27 AVEE
26 AVCC
AD8195
25 AVCC
TOP VIEW
26 AVCC
AD8195
24 AVEE
25 AVCC
TOP VIEW
(Not to Scale)
23 AVCC
24 AVEE
22 AVCC
23 AVCC
21 COMP
22 AVCC
21 COMP
AVCC
AD8195
AMUXVCC
AVEE
CONTROL
LOGIC
VTTO
4
+
OP[3:0]
BUFFER
4
–
PE
ON[3:0]
BUFFERED
VREF_OUT
SCL_OUT
2
SDA_OUT
CEC_OUT
BUFFERED
BIDIRECTIONAL
151
Advertisement
Table of Contents
