Hardware; Interface Signals; Functional Blocks - Sharp LM161 Series User Manual

Dot-Matrix LCD Units

HARDWARE

Interface Signals

6,*1$/ 1$0( ,1387287387
56 ,QSXW
5: ,QSXW
( ,QSXW
'%  '% ,QSXW2XWSXW
 
'%  '% ,QSXW2XWSXW
 
9  9
'' 66
9


Functional Blocks

Registers
The LCD unit has two 8-bit registers - an instruc-
tion register (IR) and a data register (DR). The
instruction register stores instruction codes such as
"clear display" or "shift cursor", and also stores
address information for the display data RAM and
character generator RAM. The IR can be accessed
by the microprocessor only for writing.
The data register is used for temporarily storing
data during data transactions with the microproces-
sor. When writing data to the LCD unit, the data is
initially stored in the data register, and is then auto-
matically written into either the display data RAM or
character generator RAM, as determined by the
56 5:
 
 
 
 
4
Table 2. Interface Signals
(;7(51$/
&211(&7,21
038 5HJLVWHU VHOHFW VLJQDO
 ,QVWUXFWLRQ UHJLVWHU ZKHQ ZULWLQJ
%XV\ IODJ DQG DGGUHVV FRXQWHU ZKHQ UHDGLQJ
 'DWD UHJLVWHU ZKHQ ZULWLQJ DQG UHDGLQJ
038 5HDGZULWH VHOHFW VLJQDO  :ULWLQJ  5HDGLQJ
038 2SHUDWLRQ GDWD UHDGZULWH HQDEOH VLJQDO
038 +LJKRUGHU OLQHV RI GDWD EXV ZLWK WKUHHVWDWH ELGLUFWLRQDO IXQFWLRQ IRU XVH LQ GDWD
WUDQVDFWLRQV ZLWK WKH 038 '%
038 /RZRUGHU OLQHV RI GDWD EXV ZLWK WKUHHVWDWH ELGLUHFWLRQDO IXQFWLRQ IRU XVH LQ GDWD
WUDQVDFWLRQV ZLWK WKH 038
7KHVH OLQHV DUH QRW XVHG ZKHQ LQWHUIDFLQJ ZLWK D ELW PLFURSURFHVVRU
3RZHU 6XSSO\ 9  9 9
''
3RZHU 6XSSO\ &RQWUDVW DGMXVWPHQW YROWDJH
Table 3. Register Selection
:ULWH WR LQVWUXFWLRQ UHJLVWHU DQG H[HFXWH LQWHUQDO RSHUDWLRQ FOHDU GLVSOD\ HWF
5HDG EXV\ IODJ '% DQG DGGUHVV FRXQWHU '%

:ULWH WR GDWD UHJLVWHU DQG H[HFXWH LQWHUQDO RSHUDWLRQ '5
5HDG GDWD UHJLVWHU DQG H[HFXWH LQWHUQDO RSHUDWLRQ '' 5$0
)81&7,21
PD\ DOVR EH XVHG WR FKHFN WKH EXV\ IODJ

*1'
66
current operation. The data register is also used as
a temporary storage area when reading data from
the display data RAM or character generator RAM.
When address information is written into the instruc-
tion register, the corresponding data from the display
data RAM or character generator RAM is moved to
the data register. Data transfer is completed when
the microprocessor reads the contents of the data
register by the next instruction. After the transfer is
completed, data from the next address position of
the appropriate RAM is moved to the data register,
in preparation for subsequent reading operations by
the microprocessor. One of the two registers is
selected by the register select (RS) signal.
23(5$7,21
 '%
 
→
'' 5$0 RU '5
→
'5 RU &* 5$0
→
&* 5$0
→
'5
Display Unit User's Manual