Nvidia DGX A100 User Manual page 16

Hide thumbs Also See for DGX A100:
Table of Contents

Advertisement

Table 1-9.
Network Port Mapping
Slot
PCI Bus
0
4b:00.0
1
54:00.0
2
ba:00.0
cc:00.0
3
b
ca:00.0
b
4 port 0 (top)
e1:00.0
4 port 1
e1:00.1
(bottom)
5 port 0 (left)
61:00.0
5 port 1
61:00.1
(right)
6
0c:00.0
7
12:00.0
8
8d:00.1
9
94:00.0
LAN
e2:00.0
Note: The interface enp37s0f3u1u3c2 or bmc_redfish0 is recognized by the OS and may be listed
in response to such commands as ifconfig or ip addr. This interface supports BMC
communication using Redfish APIs.
Note: The Optional column lists the port designations after reconfiguring the default InfiniBand
ports to Ethernet.
When switching from the default Ethernet to InfiniBand, the InfiniBand port designations will
vary depending on changes made to the other ports.
a
Based on systems updated with DGX A100 Firmware Update Container 20.10.9 or later
b
Based on systems updated with DGX A100 Firmware Update Container 20.05.12.3 or earlier.
DGX A100 System
Port Destinations
Defaults
Optional
Pre-DGX OS
ib2
ib3
ib6
ib2
a
enp225s0f0
enp225s0f1
enp97s0f0
enp97s0f1
ib0
ib1
ib4
ib5
enp226s0
Optional
DGX OS 5
and later
ibp75s0
enp75s0
ibp84s0
enp84s0
ibp186s0
enp186s0
enp204s0
ibp75s0
enp202s0
(See note)
(See note)
(See note)
(See note)
enp12s0
enp18s0
enp141s0
enp148s0
N/A
Introduction
RDMA
Slot 5 not
Slot 5
populate
Populated
mlx5_2
mlx5_2
mlx5_3
mlx5_3
mlx5_6
mlx5_8
a
mlx5_7
mlx5_9
b
mlx5_8
mlx5_10
mlx5_9
mlx5_11
-
mlx5_4
-
mlx5_5
mlx5_0
mlx5_0
mlx5_1
mlx5_1
mlx5_6
mlx5_6
mlx5_7
mlx5_7
DU-09821-001_v06 | 11

Advertisement

Table of Contents
loading

Table of Contents