Table of Contents
Advertisement
Dual-In-Line Package
CL
U
D R Q
Q
1
n
L
0
0
0
Q
n
b
1
L
1
0
1
Q
b
n
1
K
X
0
Q
Q
(No change)
1
n
X
X
1
0
0
U
Level change
e
X
Don't care case
CD4015BC Static Shift Register
Pin A ssign ment s for SOIC and DIP
Top View
CD4093BC Quad Nand Gate
B
C
6
5
1
2
A (+)
C (-)
CNY17G-2 Optocoupler
APPENDIX
Connection Diagram
and Truth Table
E
4
3
nc
CS4392-KZ Digital to Analog Converter (DAC)
V
V
1
1
14
V
2
O
O
NC
2
13
NC
GS1
3
12
GS2
V
4
11
V+
R
IN-
G
V
5
10
Ref
IN+
V-
6
9
V
O
NC
7
8
Sense
V
SO-14
NC = No Internal Connection
INA163 Low Noise Op-Amp
39
V
1
O
1
INA163
4
Ð
6k
6k
IN
A1
3
3k
A3
3k
6k
6k
12
A2
+
IN
5
14
11
6
V
2
V+
VÐ
O
Sense
8
V
O
9
6000
G = 1 +
R
G
Ref
10
Advertisement
Table of Contents
