Circuit Diagram - LG -D620 Service Manual

Hide thumbs Also See for LG-D620:
Table of Contents

Advertisement

6. CIRCUIT DIAGRAM

<1-3-1-15_ANT_CSFB_EU_GLOBAL_2>
ANT1 ( B1/2/3(4)/5/7/8/20/40, GSM QUAD)
SW1101
1
2
ANT
COMMON
G3
G4
3
4
C1157
100p
SP4T [PE613050]
+2V75_VREG_L14
R1111
0
GRFC_4
TP1000
PA THERM_0
PA THERM_1
R1103
0
PA_THERM_0
PA_THERM_1
ANT4 (GNSS)
C1141
100p
C1142
FEED
EAG63652301 ANT1106
C1148
C1112
C1147
100n
1n
5.6n
LGE Internal Use Only
C1106
FL1102
1n
L1107
Termination_Port
OUT
4
3
L1108
GND2
GND1
DNI
100n
5
2
C1107
33p
Coupling
IN
6
1
WTR0_PDET_IN
ANT1_PAD
C1161
DNI
C1167
100p
L1151
22n
1p
4.7n
C1166
C1168
PATH
V2
V1
ANT-RF1
C1159
0
0
0
DCS, LTE B3
1
9
VDD
RF1
U1104
ANT-RF2
1
0
GSM900, B8, PCS, B2
2
8
DGND1
ANT
PE613050
R1114
3
7
ANT-RF3
0
1
V2
RF3
0
C1158
8.2n
ANT-RF4
1
1
LTE B20, GSM850, B5, B1, LTE B7
R1115
GRFC_5
0
DNI
GND
R1104
0
R1105
GNSS_ELNA_EN
L1134
2.2n
R1106
10
+2V75_VREG_L14
820
TOL=0.01
FL1108
100p
C1144
C1145
1
4
5
IN
OUT
RFOUT1
G1 G2 G3
2
U1102
1n
8.2n
RFIN
2
3
5
SFMG2B0D001
6
RFOUT2
L1135
1p
C1152
1n
<RF Cable Clamp>
OJ1002
OJ1003
OJ1004
OJ1005
ANT_TRX_FEMID
ANT2 MRD (B1/2/3(4)/20)
C1162
DNI
10
SW1102
GND2
C1109
100p
2
C1110
100p
9
FEED
ANT
COMMON
ANT
1
8
GND1
EAG63652301
ANT1101
G3
G4
L1110
L1111
3
4
L1112
FEED
10n
DNI
100n
EAG63652301
ANT1102
<Contact Pin>
BAND
GND
ANT3 MRD (B7, 8, 40)
Size Change 1005 to 0603
C1163
DNI
'13.12.12.
10
C1130
SW1103
GND2
C1129
100p
2
9
FEED
ANT
COMMON
ANT
1
8
1.5n
GND1
EAG63652301
ANT1103
G3
G4
L1126
L1127
3
4
L1128
FEED
L1129
DNI
100n
1p
EAG63652301 ANT1104
1p
C1117
100p
NEAR TO WTR
C1146
100p
GNSS_IN_N
C1153
100p
GNSS_IN_P
- 189 -
Rev_0.3
FL1105
C1121
100p
1
4
C1122
100p
IN
OUT
G1 G2 G3
2
3
5
L1121
1960.0MHz
DNI
FL1101
3
1
G3
4
C1103
100p
C1104
100p
IN
OUT
G1 G2
2
5
2140MHz
FL1104
C1118
100p
4
1
C1119
IN
OUT
G3
G2
G1
5
3
2
806.0MHz
11
12
13
14
15
PATH
CTRL1
CTRL2
CTRL3
U1100
CTL3
1
GRFC_10
ANT-RF1
H
L
L
2
CTL2
GRFC_9
ANT-RF2
L
H
L
CTL1
3
GRFC_8
ANT-RF3
H
H
L
ANT-RF4
L
L
H
7 6
5 4
ANT-RF5
H
L
H
ANT-RF6
L
H
H
+2V75_VREG_L14
FL1100
C1100
1
4
C1101
100p
UB_IN
UB_OUT
2.7n
G1 G2 G3
2
3
5
1842.5MHz
FL1106
C1125
100p
1
4
C1126
IN
OUT
G1 G2 G3
2
3
5
942.5MHz
PATH
CTRL1 CTRL2 CTRL3
ANT-RF1
H
L
L
11
12
13
14
15
ANT-RF2
L
H
L
ANT-RF3
H
H
L
ANT-RF4
L
L
H
1
U1101
CTL3
GRFC_11
ANT-RF5
H
L
H
2
GRFC_15
CTL2
ANT-RF6
3
L
H
H
CTL1
GRFC_14
7 6
5 4
+2V75_VREG_L14
FL1107
C1135
DNI
C1136
1
4
IN
OUT
G1 G2 G3
2
3
5
FL1109
C1149
1
4
C1150
UB1
UB2
G1 G2 G3
2.2n
2
3
5
2655.0MHz
6. CIRCUIT DIAGRAM
L1120
WTR0_DRX_MB3_IN
3n
B2 DRX
L1122
2.2n
C1123
33p
WTR0_DRX_HMB4_IN
B1, B4 DRX
L1105
2.2n
L1150
100p
WTR0_DRX_LB1_IN
27n
B20 DRX
C1120
1.2p
L1100
WTR0_DRX_MB2_IN
3n
B3 DRX
L1102
2.2n
C1102
33p
100p
WTR0_DRX_LB3_IN
B8 DRX
C1128
47p
DNI
L1131
DNI
WTR0_DRX_HB1_IN
B40 DRX
L1114
DNI
L1140
100p
WTR0_DRX_HB3_IN
1n
B7 DRX
Copyright © 2014 LG Electronics. Inc. All right reserved.
Only for training and service purposes

Advertisement

Table of Contents
loading

Table of Contents