Circuit Diagram - LG -A270 Service Manual

Hide thumbs Also See for LG-A270:
Table of Contents

Advertisement

7. CIRCUIT DIAGRAM

VIO18
C115
4.7u
C122
1UF
VIO28
R15
SYSRST_B
SYSRST_B
TP103
P4
SEL_AC
N5
SEL_PWRIN
M15
FSOURCE
P10
EINT0
R11
TF_CHECK
EINT1
J5
VBAT
ISENSE
C4
1%
BAT_TEMP
BATON
K5
R111
39K
VBAT
BATSNS
R112
330k
E5
VBUS_LDO_4V9
VCDT
C5
R113
7.5K
VBUS_LDO_4V9
CHR_LDO
1%
C126
2.2u
SIM_RST_1
N1
SRST
M3
SIM_CLK_1
SCLK
M2
SIM_RST_2
SRST2
N2
SIM_CLK_2
SCLK2
T13
UCTS1
N11
URTS1
CHG_EOC
R154
R13
UART1_RX
URXD1
P11
UART2_RX
URXD2
R12
R155
UTXD1
UART1_TX
N12
UART2_TX
UTXD2
T2
USB_DM
T3
USB_DP
H7
END_KEY
R115
1Kohms
PWRKEY
M6
WATCHDOG
TP104
R116
P2
PMU_TESTMODE
L9
TESTMODE
N3
SYSRST_B|RST_N
RESETB
RST_N
K3
LCD_BL_1
ISINK0
K2
ISINK1
J3
M_KEY_LED1
ISINK2
J2
M_KEY_LED2
ISINK3
T15
JTAG_TCK
JTCK
R14
JTAG_TDI
JTDI
P13
JTAG_TDO
JTDO
T12
JTMS
JTAG_TMS
P14
JTAG_TRST_B
JTRST_B
LGE Internal Use Only
VSF
VA
VBAT
VIO28
VCORE
VRF
VRTC
VRF
VTCXO
C108
4.7u
VBAT
VCORE
VUSB
C109
VIO28
1u
VRTC
VSIM1
C111
C133
1u
0.1u
C117
C113
1u
VA
VFM
VIO18
VSF
VSIM2
10u
U100
VFM
VIO28
VTCXO
VBAT
VUSB
B8
APC
RF_TX_RAMP
A12
GND1_1
B12
GND1_2
C12
GND1_3
C15
GND1_4
D12
GND1_5
D16
GND1_6
E12
GND1_7
E14
GND1_8
F13
GND1_9
F14
GND1_10
F17
GND1_11
G12
GND1_12
G15
GND1_13
H12
GND1_14
H13
GND1_15
H14
GND1_16
B14
HB_N
RF_HB_RXN
B15
HB_P
RF_HB_RXP
B16
LB_N
RF_LB_RXN
C16
LB_P
RF_LB_RXP
N16
BPI_BUS0
RF_2G_BS
M16
BPI_BUS1
CHG_EN
N17
BPI_BUS2
RF_TX_EN
N15
BPI_BUS3
RF_VLOGIC
E16
TEST1
D17
TEST2
F16
TSX-3225
X100
TEST3
4
3
E17
HOT2
GND2
TEST4
A13
2
1
GND1
HOT1
TXO_HB
RF_HB_TX
26MHz
B13
TXO_LB
RF_LB_TX
G17
XTAL1
G16
XTAL2
P1
XIN
R1
XOUT
G13
FREF
FM_ANT_GND
C7
C127
AUD_REFN
A11
ACCDET
HS_JACK_DET
22p
C10
R531
AU_HPL
HS_L
D10
R536
AU_HPR
HS_R
D8
AU_HSN
R120
12
RCV_N
VMIC_BIAS_P
E8
AU_HSP
R121
12
RCV_P
C11
R140
30
AU_MICBIAS
G8
AU_VIN0_N
MAIN_MIC_N
F8
AU_VIN0_P
MAIN_MIC_P
H10
AU_VIN1_N
HS_MIC_N
H9
AU_VIN1_P
HS_MIC_P
F1
SPK_N
SPK_N
G1
SPK_P
SPK_P
D11
AUXIN6_PAVDET
HS_HOOK_DET
G11
AUXIN7
BAT_TEMP
F11
AUXIN8
ACC_ID
A5
FLYN
A6
FLYP
FILKOR
- 92 -
ON-Board JTAG, UART Debug Interface
VIO28
CN100
1
2
JTAG_TCK
3
JTAG_TDO
4
JTAG_TDI
5
6
7
RST_N
X101
MC-146_12_5PF
3
4
Serial Flash
1
2
32.768KHz
C128
22p
U101
SQI_CE
1
/CS
VCC
SQI_SO
2
DO_IO1 /HOLD_IO3
SQI_SIO2
3
/WP_IO2
CLK
4
GND
DI_IO0
G_SLUG
9
7. CIRCUIT DIAGRAM
DNI After DV
14
13
JTAG_TMS
12
JTAG_TRST_B
11
JTAG_RTCK
10
9
UART2_TX
8
UART2_RX
VSF
C123
1u
8
R156
68
7
SQI_SIO3
R157
68
6
SQI_SCK
R158
68
5
SQI_SI
Copyright © 2012 LG Electronics. Inc. All right reserved.
Only for training and service purposes

Advertisement

Table of Contents
loading

Table of Contents