Removing A Memory Module - Dell EMC PowerEdge MX840c Installation And Service Manual

Hide thumbs Also See for EMC PowerEdge MX840c:
Table of Contents

Advertisement

Table 11. Memory population rules (continued)
Processor
Configuration
processor 2,
processor 3, and
processor 4
population should
match)
Mirroring population
order
Single rank sparing
population order
Multi rank spare
population order
Fault resilient population
order

Removing a memory module

Prerequisites
1. Follow the safety guidelines listed in the
2. Follow the procedure listed in the
62
Installing and removing sled components
Memory population
A{3}, B{3} C{3}, D{3},
A{4}, B{4} C{4}, D{4}
A{1, 2, 3, 4, 5, 6},
B{1, 2, 3, 4, 5, 6},
C{1, 2, 3, 4, 5, 6},
D{1, 2, 3, 4, 5, 6}
A{7, 8, 9, 10, 11, 12},
B{7, 8, 9, 10, 11, 12},
C{7, 8, 9, 10, 11, 12},
D{7, 8, 9, 10, 11, 12}
A{1}, B{1}, C{1}, D{1},
A{2}, B{2}, C{2}, D{2},
A{3}, B{3}, C{3}, D{3},
A{4}, B{4}, C{4}, D{4}
A{1}, B{1}, C{1}, D{1},
A{2}, B{2}, C{2}, D{2},
A{3}, B{3}, C{3}, D{3},
A{4}, B{4}, C{4}, D{4}
A{1, 2, 3, 4, 5, 6},
B{1, 2, 3, 4, 5, 6},
C{1, 2, 3, 4, 5, 6},
D{1, 2, 3, 4, 5, 6}
A{7, 8, 9, 10, 11, 12},
B{7, 8, 9, 10, 11, 12},
C{7, 8, 9, 10, 11, 12},
D{7, 8, 9, 10, 11, 12}
Safety instructions
Before working inside your sled
Memory population information
NOTE:
unbalanced memory configurations, which
in turn will result in performance loss. It is
recommended to populate all memory
channels identically with identical DIMMs
for best performance.
NOTE:
12 DIMMs per processor is recommended.
Optimizer population order is not traditional for
16 and 32 DIMMs installations for dual
processor.
● For 16 DIMMs:
A1, A2, A4, A5, B1, B2, B4, B5,
C1, C2, C4, C5, D1, D2, D4, D5
● For 32 DIMMs:
A1, A2, A4, A5, A7, A8, A10, A11,
B1, B2, B4, B5, B7, B8, B10, B11
C1, C2, C4, C5, C7, C8, C10, C11
D1, D2, D4, D5, D7, D8, D10, D11
Mirroring is supported with 6 or 12 DIMM slots
per processor.
● DIMMs must be populated in the order
specified.
● Requires two ranks or more per channel.
● DIMMs must be populated in the order
specified.
● Requires three ranks or more per channel.
Supported with 6 or 12 DIMM slots per
processor.
section.
section.
Odd number of DIMMs will result in
For best performance, 6 DIMMs or

Advertisement

Table of Contents
loading

Table of Contents