Sony HDR-TG1 Service Manual page 28

Digital hd video camera recorder
Hide thumbs Also See for HDR-TG1:
Table of Contents

Advertisement

3-2. OVERALL BLOCK DIAGRAM (2/7)
VC-522 BOARD (2/6)
SENS_DATA_P_5,
SENS_DATA_M_5
SENS_DATA_P_4,
SENS_DATA_M_4
SENS_DATA_P_3,
SENS_DATA_M_3
SENS_DATA_P_2,
SENS_DATA_M_2
2
OVERALL (1/7)
(PAGE 3-1)
SENS_CLK_P,
SENS_CLK_M
SENS_VD, SENS_HD
IC_1301_SDO, SENSSCK, SENSXCS
CN1033
IC_5201_VD
19
CAM_SO, CAM_SI, XCAM_SCK
XCS_IC_5201
33
XRST_IC_5201
24
IC_5201_CLK
22
EN1, DIRA1, DIRB1
1
LENS_COVER_DRV_ON
20
OVERALL (1/7)
LENS_COVER_DIR_PWM
18
(PAGE 3-1)
ZM_RST_SENS
17
LENS_DETE
16
LENS_TEMP_AD
15
SHUTTER_A,
SHUTTER_XA
CN1011
SHUTTER_A,
SHUTTER_XA
LENS
BARRIER
LENS_COVER_OPEN
UNIT
3
LENS_COVER_CLOSE
2
PITCH_AD
4
YAW_AD
VST_C_RST
OVERALL (1/7)
(PAGE 3-1)
05
HDR-TG1/TG1E/TG3E_L2
( ) : Number in parenthesis ( ) indicates the division number of schematic diagram where the component is located.
VIN_Y0 – VIN_Y7
VIN_C0 – VIN_C7
VIN_HD, VIN_VD, VIN_FLD
EXT_CAM_VD
AF20
EXT_CAM_CLK
U1
XIC_1301_COM_REQ
U7
XRESET_REQ
AE1
AB4
IC_1301_DDR2_DATA_0 –
IC_1301_DDR2_DATA_31
IC_1301_DDR2_ADDR_0 –
IC_1301_DDR2_ADDR_13
IC1301
CAMERA SIGNAL PROCESSOR,
IC_1301_DDR2_CLK
A13
CAMERA CONTROL
IC_1301_DDR2_XCS_0
(1/12, 2/12)
B13
AC18
PCI_AD0 – PCI_AD31
PCI_XBE0 – PCI_XBE3
AC2
AF5
AJ3
AH5
AF1
AF24
AE7
AE11
PCI_XRESET
N5
PCI_CLK
P2
PCI_CLKRUN
N1
AJ4
STRB_CHARGE
AE4
AC11
XSTRB_FULL
AJ5
STROBE_ON
AH9
AE20
AF11
D1301
XSYS_RST
AB9
AC5
B20
A20
H24
B23
SYS_V
D25
IC1701
(1/5)
CPU,
CAMERA DSP,
IC1601
AV SIGNAL PROCESS,
LENS CONTROL,
256M
MODE CONTROL
SDRAM
(4/12 – 6/12)
(3/12)
G2
H7
K35
L35
K34
J33
H32
H33
AP19
AR16
AR17
AM19
B3
5
OVERALL (6/7)
(PAGE 3-6)
3-2
A
: VIDEO SIGNAL
A
: AUDIO SIGNAL
IC_2201_DDR_D00 –
IC_2201_DDR_D31
IC2301
IC_2201_DDR_A00 –
IC_2201_DDR_A13
512M
SDRAM
(9/12)
IC_2201_DDR_CLK
G2
M23
XIC_2201_DDR_CLK
G3
N23
XIC_2201_DDR_CS0
H7
N22
IC_2201_DATA0 – IC_2201_DATA7
IC_2201_IVCLK
AC8
IC_2201_SYSCLK
AC13
IC_2201_FLD
AB12
IC2201
IC_2201_ADATA
AUDIO/VIDEO
AA16
CODEC
(8/12)
IC_2201_MCK
AC16
IC_2201_LRCK
AB16
IC1702
AC12
BUFFER
X1701
(4/12)
12MHz
PCI_AD0 – PCI_AD31
PCI_XBE0 – PCI_XBE3
PCI_XRESET
H1
PCI_CLK
J1
PCI_CLKRUN
A4
AA17
SPDIF_O
6
IC1705
OVERALL (3/7)
CLK_SYS_OUT_CEC
(PAGE 3-3)
BUFFER
(4/12)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hdr-tg1eHdr-tg3e

Table of Contents