Intel Cougar Canyon 2 Platform Manual

3rd generation intel core processor with mobile intel hm76/qm77 express chipset customer reference board

Advertisement

Quick Links

®
3rd Generation Intel
Core™
®
Processor with Mobile Intel
HM76/QM77 Express Chipset
Customer Reference Board
Platform Guide
September 2014
Document Number: 331208-001

Advertisement

Table of Contents
loading

Summary of Contents for Intel Cougar Canyon 2

  • Page 1 ® 3rd Generation Intel Core™ ® Processor with Mobile Intel HM76/QM77 Express Chipset Customer Reference Board Platform Guide September 2014 Document Number: 331208-001...
  • Page 2 Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm...
  • Page 3: Table Of Contents

    Conventions ................... 5 Acronyms and Terminology ..............6 ® ® ® Intel 3rd Generation Intel Core™ Processor with Mobile Intel HM76/QM77 Express Chipset Hardware Platform ................. 7 ® Intel Firmware Support Package ............. 8 Customer Reference Board ................. 9 Example Boot Loader ..................11 Example Boot Loader Design ..............
  • Page 4 Introduction Revision History Date Revision Description September 2014 Initial release. § ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 5: Introduction

    Intel Core™ Processor with Mobile Intel HM76/QM77 Express Chipset Customer Reference Board (CRB) code named Cougar Canyon 2 (hereafter referred to as "the CRB"), with guidance for building an example boot loader for the CRB that is based on ®...
  • Page 6: Acronyms And Terminology

    Top Segment, a reserved segment of memory at the top of its address space to be used as SMRAM § ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 7: Intel ® 3Rd Generation Intel ® Core™ Processor With Mobile Intel ® Hm76/Qm77 Express

    Intel® 3rd Generation Intel® Core™ Processor with Mobile Intel® HM76/QM77 Express Chipset Hardware Platform ® ® Intel 3rd Generation Intel Core™ Processor with Mobile ® Intel HM76/QM77 Express Chipset Hardware Platform ® ® The CRB is based on the Intel 3rd Generation Intel Core™...
  • Page 8: Intel ® Firmware Support Package

    Intel® 3rd Generation Intel® Core™ Processor with Mobile Intel® HM76/QM77 Express Chipset Hardware Platform Figure 1. Hardware Platform ® Intel Firmware Support Package ® An Intel Firmware Support Package (FSP) is a firmware component provided in binary form that contains initialization code for a specific Intel platform. Engineers building systems that are based on a particular platform can integrate the corresponding FSP with the boot loader of their choice.
  • Page 9: Customer Reference Board

    DB-9 serial port located on the back edge of the board, directly above the VGA port, as illustrated in Figure ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets September 2014 Platform Guide Document Number: 331208-001...
  • Page 10: Figure 3. Serial Port Location

    The default serial communication parameters for the serial console are as follows: 115,200 baud • 8-N-1 bit configuration • • No flow control § ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 11: Example Boot Loader

    Intel HM76/QM77 Express Chipsets Firmware Support Package (hereafter referred to as "the FSP kit") for the CRB. However, Intel does not provide or support a complete boot loader solution for this CRB. The embedded firmware ecosystem has developed an example boot loader solution for the CRB that uses the Intel FSP.
  • Page 12: Preparing The Coreboot Build Environment

    If you are still unable to get the tool chain to build, then consider using an alternate Linux distribution such as Fedora 18.§ ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 13: Building The Example Boot Loader

    Create a new subdirectory named intel parallel to the coreboot directory. 4. Copy files from the CHIEF_RIVER_FSP_KIT subdirectory where the FSP kit was installed to the CC2/intel directory on your development host as follows, creating the path to the specified target directories as required: a. Copy CHIEF_RIVER_FSP_KIT/FSP/*.fd to CC2/intel/fsp/ivybridge_bd82x6x and rename the file to FvFsp.bin.
  • Page 14 7. Use Exit at the bottom of the screen to back out to the main menu, then select the Chipset menu. 8. Move to the Use Intel Firmware Support Package option and press the space bar to select it. Leave all other settings in their default state.
  • Page 15: Updating The Firmware

    Updating the Firmware Updating the Firmware By default, the CRB comes from Intel with a standard BIOS installed. The CRB is equipped with two 8 MB Serial Peripheral Interface (SPI) flash memory devices designated SPI-0 and SPI-1 that together contain the system firmware. The...
  • Page 16: Connecting The Sf100 To The Reference Platform

    Updating the Firmware The SF100 programmer is also supported by the Linux* flashrom utility. Note, however, that the flashrom utility is not supported by DediProg or by Intel. Additional technical information about the flashrom utility can be obtained from the flashrom website at: http://www.flashrom.org/...
  • Page 17: Figure 6. Crb Headers And Jumpers

    Updating the Firmware Figure 6. CRB Headers and Jumpers ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets September 2014 Platform Guide Document Number: 331208-001...
  • Page 18: Figure 7. J2E1 Header Location

    Updating the Firmware Figure 7 shows a close-up of the J2E1 header location. Figure 7. J2E1 Header Location ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 19: Creating A Firmware Backup

    Application Memory Chip 1. 8. Click the Edit button at the top of the window. ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets September 2014 Platform Guide Document Number: 331208-001...
  • Page 20: Replacing The Spi-0 Contents

    15. Click the Erase button at the top of the window to erase the entire flash memory device. Wait for completion of the erase operation. 16. Click the Prog button at the top of the window to program the Intel-provided firmware image to the flash memory device on the target platform. Wait for completion of the programming operation.
  • Page 21: Programming A Boot Loader Firmware Image In Spi-1

    Note: Contrary to other documentation, you do not need to remove the jumpers from locations J2C2, J2D1, or J2C3 before powering on the CRB. ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets September 2014 Platform Guide Document Number: 331208-001...
  • Page 22: If Boot Loader Image Is Less Than 8 Mb

    When power is applied to the CRB and the boot loader initializes the board and boots the SeaBIOS payload, various messages appear on the terminal connected to the serial port. ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets Platform Guide September 2014 Document Number: 331208-001...
  • Page 23 USB ports or the PS/2 ports in order to fully interact with the booted operating system. § ® ® 3rd Gen Intel Core™ Processors with Mobile Intel HM76/QM77 Express Chipsets September 2014 Platform Guide Document Number: 331208-001...
  • Page 24: Creating Custom Images

    Binary Configuration Tool Intel provides the Binary Configuration Tool (BCT) that lets you edit the FSP binary file delivered with the FSP kit. Use the BCT for two purposes: To change the values in the Platform Configuration Database (PCD) within the •...
  • Page 25 PCD settings in the FSP binary file as it is provided by Intel. Using the BCT, you can change the values of the settings listed in the .bsf file. The modified settings are saved in an as-built settings file (.absf). After modifying the settings, the BCT lets you patch those changes back into the binary image.

Table of Contents