Protech Systems PMB-881LF User Manual page 56

Intel sandy bridge xeon e3/core i3 cpu atx motherboard with vga/sound/2lan
Table of Contents

Advertisement

BIOS Setting
VGA Palette
Snoop
PERR# Generation -Disabled
SERR# Generation -Disabled
PCI Express
Device Settings
Relaxed Ordering -Disabled
Extended Tag
No Snoop
Maximum Payload -Auto
PMB-881LF USER
Options
-Disabled
-Enabled
-Enabled
-Enabled
No changeable options
-Enabled
-Disabled
-Enabled
-Disabled
-Enabled
- 128 Bytes
- 256 Bytes
- 512 Bytes
-1024 Bytes
-2048 Bytes
-4096 Bytes
'
S MANUAL
Chapter 4 AMI BIOS Setup
Description/Purpose
Enabling this feature turns on this pallete
"snoop". Some special VGA cards need
to be able to look at the video card's
VGA pallete to determine what colors are
currently in use.
Enables or disables generation of PERR#
signals (data parity errors) used to signal
the detection of a parity error related to a
data phase.
Enables or disables generation of SERR#
signals (unrecoverable errors) which are
reported to the system and handled by
system software.
Enables or disables relaxed ordering
feature which allows transactions that do
not have any order of completion
requirements to complete more
efficiently.
Enables or disables extended tag support
for maximum value of outstanding
requests possible per components from
32 to 2048.
Enables or disables no snoop feature to
allow host bridge does not snoop the
processor chache for non-cachable
transactions. It can leads to improved
performance during accesses to non-
cachable memory.
Maxium payload size supported specifies
the size that the function supports for
TLPs (Transaction Layer Packets).
Page: 4-9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pmb-881lf m2Pmb-871lf

Table of Contents