Haier HL42B-B Service Manual page 47

Chassis:mtk5371
Hide thumbs Also See for HL42B-B:
Table of Contents

Advertisement

5
U16
D
RA0
D1
RA0
RA1
GPIO
JTAG
A2
RA1
RA2
D2
RA2
RA3
B4
RA3
RA4
C1
RA4
RA5
A3
RA5
RA6
C2
RA6
RA7
B5
RA7
RA8
B1
RA8
RA9
A4
RA9
RA10
B3
RA10
RA11
B2
RA11
RA12
A5
RA12
RA13
A1
RA13
RWE#
D3
RWE_
RCAS#
C5
RCAS_
RRAS#
C4
RRAS_
RCS#
D5
RCS_
RCKE
E1
RCKE
RCLK0
L1
RCLK0
RCLK0#
L2
RCLK0_
RCLK1
A11
RCLK1
RCLK1#
B11
RCLK1_
RBA0
D4
RBA0
RBA1
C3
RBA1
E2
RODT
RVREF
D8
RVREF
RVREF
F4
RVREF
RESTUP
L4
REXTUP
RESTDN
M1
REXTDN
RDQS0
G1
RDQS0
G2
RDQS0_
RDQM0
F3
RDQM0
RDQ0
G4
RDQ0
RDQ1
F1
RDQ1
RDQ2
H1
RDQ2
RDQ3
E4
RDQ3
RDQ4
E3
RDQ4
RDQ5
H2
C
RDQ5
RDQ6
F2
RDQ6
RDQ7
G3
RDQ7
RDQS1
J4
RDQS1
J3
RDQS1_
RDQM1
K1
RDQM1
RDQ8
K3
RDQ8
RDQ9
J1
RDQ9
RDQ10
K4
RDQ10
RDQ11
H4
RDQ11
RDQ12
H3
RDQ12
RDQ13
L3
RDQ13
RDQ14
J2
RDQ14
RDQ15
K2
RDQ15
RDQS2
B10
RDQS2
A10
RDQS2_
RDQM2
C10
RDQM2
RDQ16
C9
RDQ16
RDQ17
C11
RDQ17
RDQ18
B9
RDQ18
RDQ19
D11
RDQ19
RDQ20
A12
RDQ20
RDQ21
A9
RDQ21
RDQ22
D10
RDQ22
RDQ23
D9
RDQ23
RDQS3
B7
RDQS3
A7
RDQS3_
RDQM3
C7
RDQM3
RDQ24
C6
RDQ24
RDQ25
A8
RDQ25
RDQ26
B6
RDQ26
RDQ27
B8
RDQ27
RDQ28
C8
RDQ28
RDQ29
A6
RDQ29
RDQ30
D7
RDQ30
RDQ31
D6
RDQ31
POCE0#
U3
POCE0_
U1
POCE1_
T4
POCE2_
POOE0#
U2
POOE0_
POWE#
AC1
POWE_
PDD0
V1
PDD0
PDD1
V2
PDD1
PDD2
V3
PDD2
PDD3
V4
PDD3
B
PDD4
W1
PDD4
PDD5
W2
PDD5
PDD6
W3
PDD6
PDD7
W4
PDD7
PDA0
Y1
PDA0
PDA1
U4
PDA1
PDA2
AE3
PDA2
PDA3
AE2
PDA3
PDA4
AE1
PDA4
PDA5
AD4
PDA5
PDA6
AD3
PDA6
PDA7
AD2
PDA7
PDA8
AD1
PDA8
PDA9
AB2
PDA9
PDA10
AB1
PDA10
PDA11
AA4
PDA11
PDA12
AA3
PDA12
PDA13
AA2
PDA13
PDA14
AA1
PDA14
PDA15
Y4
PDA15
PDA16
Y3
PDA16
PDA17
Y2
PDA17
PDA18
AC4
PDA18
PDA19
AC3
PDA19
PDA20
AB3
PDA20
PDA21
AB4
PDA21
PDA22
AC2
PDA22
P3
PDCTRLVPP
N1
PDVS1
P4
PDVS2
T3
PDENPOD
M3
PDCE1_
M4
PDCE2_
N2
PDOE_
P1
PDWE_
P2
TP29
EXT_MCLK
PDIREQ_
TP30
EXT_BCLK
T1
PDIOIS16_
TP31
EXT_LRCK
M2
PDCD1_
TP32
EXT_DATA
T2
PDCD2_
N3
PDIORD_
N4
PDIOWR_
ATA/CF/MS/SD/XD
SDIO
R1
PDREST
R2
PDWAIT_
R3
PDINPACK_
R4
PDREG_
A
5
4
LVDS
VIDEO DAC
UART
AUDIO OUTPUT
OUT
MT5371
SIF
PWM
IR
HDMI RX
PWR
4
3
TS INPUT
IEEE 1394 PHY I/O
SERVO ADC
DIGITAL VIDEO
INPUT
INPUT
3
2
RESERVE HEAT-SINK SPACE
DV26_DDR
DV33
DV12
E13
VCCK
E14
VCCK
E15
VCCK
F13
VCCK
F14
VCCK
F15
VCCK
T5
VCCK
T6
VCCK
U5
VCCK
U6
VCCK
V5
VCCK
V6
VCCK
F26
VCCK
G26
VCCK
H26
VCCK
J26
VCCK
K26
VCCK
AF15
VCCK
AF16
VCCK
AF17
VCCK
AF19
VCCK
AF20
VCCK
L11
GND
L12
GND
L13
GND
L14
GND
L15
GND
L16
GND
L17
GND
L18
GND
L19
GND
L20
GND
M11
GND
M12
GND
M13
GND
M14
GND
M15
GND
M16
GND
M17
GND
M18
GND
M19
GND
M20
GND
N11
GND
N12
GND
N13
GND
N14
GND
N15
GND
N16
GND
N17
GND
N18
GND
N19
GND
N20
GND
P11
GND
P12
GND
P13
GND
P14
GND
P15
GND
P16
GND
P17
GND
P18
GND
P19
GND
P20
GND
R11
GND
R12
GND
R13
GND
R14
GND
R15
GND
R16
GND
R17
GND
R18
GND
R19
GND
R20
GND
T11
GND
T12
GND
T13
GND
T14
GND
T15
GND
T16
GND
T17
GND
T18
GND
T19
GND
T20
GND
U11
GND
U12
GND
U13
GND
U14
GND
U15
GND
U16
GND
U17
GND
U18
GND
U19
GND
U20
GND
V11
GND
V12
GND
V13
GND
V14
GND
V15
GND
V16
GND
V17
GND
V18
GND
V19
GND
V20
GND
W11
GND
W12
GND
W13
GND
W14
GND
W15
GND
W16
GND
W17
GND
W18
GND
W19
GND
W20
GND
Y11
GND
Y12
GND
Y13
GND
Y14
GND
Y15
GND
Y16
GND
Y17
GND
Y18
GND
Y19
GND
Y20
GND
R30
AL1
R29
AR1
P30
AL2
P29
AR2
R28
AVCC_ADAC
AVCC0_ADAC
N28
AVSS0_ADAC
AVCC_ADAC
N30
AVCC1_ADAC
N29
AVSS1_ADAC
P28
ADAC_VCM
ADAC_VCM
MPX1
T30
MPX1
T29
MPX2
AVCC_AADC
U28
AVCC_AADC
T28
AVSS_AADC
ANALOG VIDEO INPUT
R26
DV33
AVCC_DV33
MT5371
BGA588/SMD
2
1
ADIN1
1
ADIN1
OPWRSB
1
OPWRSB
ORESET#
ADIN0
7
ORESET#
1
ADIN0
OPCTRL0
1
OPCTRL0
OPCTRL4
16
OPCTRL4
OPCTRL5
16
OPCTRL5
DV33
OPCTRL6
1,2,6,7,13
DV33
13
OPCTRL6
AV33
OPCTRL7
2,6,12
AV33
13
OPCTRL7
DV26_DDR
2,6,8
DV26_DDR
AV12
2,6
AV12
OXTALI
7
OXTALI
DV33SB
1,2,6,7,11
DV33SB
OPWM0
7
OPWM0
OPWM1
16
OPWM1
GLOBAL POWER
OIRI
1
OIRI
U0RX
7,11
U0RX
TS0DATA[0..7]
U0TX
4
TS0DATA[0..7]
7,11
U0TX
TS0SYNC
4
TS0SYNC
TS0VALID
SMCE#
4
TS0VALID
7
SMCE#
TS0CLK
DCLK
4
TSCLK
7
DCLK
MCLK
7
MCLK
TS INPUT
OSDA0
7
OSDA0
AVCC_HDMIPLL
OSCL0
2,6
AVCC_HDMIPLL
7
OSCL0
AVCC_PSCANPLL
OSDA1
2,6
AVCC_PSCANPLL
12
OSDA1
AVCC_DMPLL
OSCL1
2,6
AVCC_DMPLL
12
OSCL1
AVCC_CPUPLL
2,6
AVCC_CPUPLL
ASPDIF
AVCC_ADCPLL
7
ASPDIF
2,6
AVCC_ADCPLL
AVCC_SYSPLL
GPIO_0
2,6
AVCC_SYSPLL
AVCC_B2RPLL
4,7
GPIO_0
GPIO_1
2,6
AVCC_B2RPLL
AVCC_APLL
7
GPIO_1
2,6
AVCC_APLL
GPIO_2
12
GPIO_2
TP0
6
TP0
GPIO_3
TN0
10
GPIO_3
6
TN0
GPIO_4
10
GPIO_4
PLL POWER
GPIO_8
11,12
GPIO_8
GPIO_9
12
GPIO_9
AVCC_VAD0
GPIO_16
6
AVCC_VAD0
12
GPIO_16
AVCC_VAD1
6
AVCC_VAD1
GPIO_18
4
GPIO_18
AVCC_AV33
GPIO_19
6
AVCC_AV33
13
GPIO_19
AVCC_AADC
6
AVCC_AADC
GPIO_13
11
GPIO_13
AVCC_ADAC
GPIO_58
6
AVCC_ADAC
1
GPIO_58
GPIO_59
1
GPIO_59
ADAC_VCM
GPIO_70
6
ADAC_VCM
1
GPIO_70
TP1
GPIO_130
6
TP1
1
GPIO_130
TN1
GPIO_131
6
TN1
1
GPIO_131
GPIO_132
1
GPIO_132
TP2
GPIO_133
6
TP2
1
GPIO_133
TN2
6
TN2
ANALOG FRONT-END POWER
AVCC_H
6
AVCC_H
PVCC
6
PVCC
CVCC12
6
CVCC12
EXT_RES
RA[0..13]
6
EXT_RES
8
RA[0..13]
RBA[0..1]
8
RBA[0..1]
RCS#
8
RCS#
RRAS#
HDMI POWER
8
RRAS#
RCAS#
8
RCAS#
RWE#
8
RWE#
LVDDA
RCKE
6
LVDDA
8
RCKE
LVDDB
6
LVDDB
LVDDC
RCLK0
6
LVDDC
8
RCLK0
AVCC_VPLL
RCLK0#
6
AVCC_VPLL
8
RCLK0#
RCLK1
8
RCLK1
TP3
RCLK1#
6
TP3
8
RCLK1#
TN3
6
TN3
RDQS[0..3]
8
RDQS[0..3]
RDQ[0..31]
8
RDQ[0..31]
LVDS POWER
RDQM[0..3]
8
RDQM[0..3]
RVREF
6
RVREF
DACVDD
6
DACVDD
RESTUP
6
RESTUP
DACFS
RESTDN
6
DACFS
6
RESTDN
DACVREF
6
DACVREF
DDR SIGNAL
MPX1
3
MPX1
VIDEO DAC POWER
CVBS0
3
CVBS0
CVBS1
9
CVBS1
AVCC_SRV
CVBS2
1,2,6,7,11
AVCC_SRV
9
CVBS2
XREGVDD
1,2,6,7,11
XREGVDD
CVBS3
AVCC_XTAL
9
CVBS3
1,2,6,7,11
AVCC_XTAL
C_XREG
SY0
6
C_XREG
9
SY0
SC0
9
SC0
PWM2VREF
6
PWM2VREF
AV / SV VIDEO INPUT
POOE0#
7
POOE0#
POCE0#
7
POCE0#
POWE#
7
POWE#
PDD[0..7]
7
PDD[0..7]
PDA[0..22]
7
PDA[0..22]
SOY0
10
SOY0
NOR FLASH
Y0P
10
Y0P
Y0N
10
Y0N
JTAG_RST#
PB0P
7
JTAG_RST#
10
PB0P
JTAG_TDI
PB0N
7
JTAG_TDI
10
PB0N
JTAG_TMS
PR0P
7
JTAG_TMS
10
PR0P
JTAG_TCK
PR0N
7
JTAG_TCK
10
PR0N
JTAG_RTCK
7
JTAG_RTCK
JTAG_TDO
SOY1
7
JTAG_TDO
10
SOY1
Y1P
10
Y1P
JTAG
Y1N
10
Y1N
PB1P
10
PB1P
PB1N
10
PB1N
PR1P
10
PR1P
PR1N
10
PR1N
A0P
16
A0P
A0N
YPBPR VIDEO INPUT
16
A0N
A1P
16
A1P
A1N
SOG
16
A1N
11
SOG
A2P
GP
16
A2P
11
GP
A2N
GN
16
A2N
11
GN
CK1P
BP
16
CK1P
11
BP
CK1N
BN
16
CK1N
11
BN
A3P
RP
16
A3P
11
RP
A3N
RN
16
A3N
11
RN
A4P
16
A4P
A4N
HSYNC
16
A4N
11
HSYNC
VSYNC
11
VSYNC
FB_IN
11
FB_IN
VGA VIDEO INPUT
LVDS SIGNAL
RXC
12
RXC
RXCB
12
RXCB
RX0
12
RX0
RX0B
12
RX0B
RX1
12
RX1
RX1B
12
RX1B
RX2
ADIN3
12
RX2
3
ADIN3
RX2B
12
RX2B
PWR5V
12
PWR5V
GPIO_15
HDMI VIDEO INPUT
15
GPIO_15
GPIO_14
15
GPIO_14
I2SIN_DATA
13
I2SIN_DATA
AO1SDATA3
13
AO1SDATA3
GPIO_17
AO1SDATA4
12
GPIO_17
13
AO1SDATA4
GPIO_5
AO1MCLK
12
GPIO_5
13
AO1MCLK
AO1BCK
13
AO1BCK
AO1LRCK
HPDET
13
AO1LRCK
13,14
HPDET
AUDIO I2S INTERFACE
INTERNAL AUDIO DAC OUTPUT
MediaTek Confidential
MediaTek Inc.
No.1-2, Innovation Rd 1, SBIP, Hsin-Chu City 300
TEL:(03)567-0766 FAX:(03)578-7610
Title
MT5372 ASIC
Size
Document Number
Drawn
Rev
MT5371-V1.7
TwinSon Chan
1
Custom
Date:
Monday, March 12, 2007
Sheet
11
of
15
1
D
C
B
A

Advertisement

Table of Contents
loading

Table of Contents