System Control Block Diagram - Sony DVP-LS500 Service Manual

Rmt-d162p
Hide thumbs Also See for DVP-LS500:
Table of Contents

Advertisement

DVP-LS500

3-4. SYSTEM CONTROL BLOCK DIAGRAM

MB-108 BOARD (3/4)
(SEE PAGE 4-17, 19)
HA 0 – 21
HA 0 – 21
HD 0 – 15
HD 0 – 15
XRD
XWRH
SIGNAL PROCESSOR
(SEE PAGE 3-5)
XARPIT
XARPCS
XWAIT
XRST
XRST
XSDPIT
XSDPCS
RF/SERVO
XDRVMUTE
(SEE PAGE 3-4)
XLDON
CKSW1
OCSW1
XAVDIT
DREQ0
DACK0
DREQ1
DACK1
XAVDCS2
XAVDCS3
XFRRST
SIGNAL PROCESSOR
(SEE PAGE 3-5)
33MARP
27MAVD
512FSAVD
05
IC108
IC106
IC107
or
1M SRAM
32M FLASH
OTP
1 – 5 102 – 109 111 – 118 120 85 – 100
58
59 72 84
HA 0 – 21
HD 0 – 15
70
XRD
71
XWRH
17
INT1
62
CS4X
67
XWAIT
35
XRST
18
INT2
63
CS5X
IC104
48
XDRVMUTE
82
WIDE
SYSTEM
CONTROL
56
CKSW1/TSW1
57
OCSW1/TSW2
IC101
EEPROM
WP
7
7
WP
SCL
6
39
SCL
SDA
5
38
SDA
16
INTO
46
DREQ0
47
DACK0
49
DREQ1
50
DACK1
60
CS2X
61
CS3X
81
IC103
PLL
IC103 qg
14
FSEL
4.6 Vp-p (33.87 MHz)
15
33-1OUT
512-2OUT
3
27-1OUT
512-1OUT
IC103 3
4 Vp-p (27 MHz)
3-7
IC104 td
3.2 Vp-p (16.5 MHz)
X1 (OUT)
53
X101
16.5MHz
X2 (IN)
54
XARPRST
36
EXT/DSEL
42
RGBSEL
37
EUROVY
41
SI0
25
SO0
26
SCO
27
XIFCS
51
INT4
20
XFRRST
76
MA MUTE
83
SO1
29
SC1
30
XDACS
79
IC103 8
IC103 9, 0
3.2 Vp-p (27 MHz)
XTI
7
X102
27MHz
XTO
8
DVD: 3.8 Vp-p (24.57 MHz)
CD: 3.8 Vp-p (22.58 MHz)
9
10
CN601
(2/3)
2
WIDE
10
EXT/DSEL
14
RGBSEL
(SEE PAGE 3-9)
12
EUROVY
CN101
SI0
4
SO0
1
INTERFACE
3
SC0
CONTROL
6
XIFCS
(SEE PAGE 3-13)
5
XIFBUSY
8
XFRRST
MA MUTE
SO1
SC1
XDACS
AUDIO
XRST
(SEE PAGE 3-11)
512FS2CH
3-8
VIDEO

Advertisement

Table of Contents
loading

Table of Contents