Philips DVDR985 Technical Training Manual page 73

Hide thumbs Also See for DVDR985:
Table of Contents

Advertisement

Versital Stream Manager
The VSM is a buffer and a gateway for the data
streams going to and from the Basic Engine, BE,
and the rest of the data Processors. It selects
which video source is to be sent to the BE for
recording. The selected Video is Multiplexed with
the selected Audio stream. The I 2 S data contain-
ing the multiplexed data, to be recorded, goes to
the BE on Pins 101-107.
The VSM must receive data from several
sources. The Video comes into the VSM on two
Data buses. One Data bus comes from the VIP,
and the other from the EMPRESS. The
SYSCLK_VSM on Pin 47 is essential for all input
data processing. The VIP_FID_FF signal is nec-
essary when the Video source to be recorded
comes from the VIP. Communication on UART2
is important if the Video source to be recorded is
coming from the DIVIO Board. The audio data
stream coming in on Pins 177 and 178 uses two
special clocks for audio. One is the AE_BCLK,
and the other is ACC_ACLK_PLL..
S2B Interface
The S2B interface between the VSM (IC7100)
and the Servo processor MACE3 controls the
Basic Engine during record and playback mode.
This serial communication goes to the BE on
Pins 24, 132, 154, and 155.
Proper operation of the power up sequence
involves the VSM. The VSM communicates to
the Analog Microcomputer, during the Power Up
Self Test operation, using UART1.
The VSM uses two types of external memories.
It has dedicated SDRAM, 7101, and It shares
the EMI Bus for its Firmware.
64

Advertisement

Table of Contents
loading

Table of Contents